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ABSTRACT
Maximum power point tracking (MPPT) is an important feature in solar
photovoltaic (PV) systems as it increases the energy yield from such systems
by optimizing their operating point. Current state-of-the-art solutions per-
form MPPT for a whole system, a string of panels or an individual panel
within a PV system. This results in a loss of energy when the optimal oper-
ating point varies among different units. In this thesis, the implementation
of MPPT on the sub-panel level is presented. This enables increased energy
output under mismatched conditions (e.g. due to partial shading) across the
system. Three centrally controlled dc-dc buck converters with series con-
nected outputs are implemented and tested.
As the maximum power point (MPP) of panel sections may vary, the pro-
posed multiphase converters operate under asymmetric conditions. There-
fore, a control technique to minimize the output current ripple under these
conditions is mathematically derived and verified through simulations and
experimental measurements.
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CHAPTER 1
INTRODUCTION
1.1 Introduction
As the world’s demand for electrical energy is rapidly increasing, the prices for
conventionally produced electrical energy are rising as well. This, along with
environmental concerns, has caused a demand to shift away from producing
energy from fossil fuels towards using renewable energies on a widespread
basis. Among these renewable energy sources, solar photovoltaic (PV) has
seen a fast development in recent years, which helped to increase its practical
use for producing alternative energy.
This research is focused on a novel concept of using distributed power elec-
tronics together with the inverter, as used in state of the art solar systems, to
increase the overall energy yield. Maximum power point tracking (MPPT)
is performed on a sub-module level of a solar panel to increase energy yield
in situations where there is a mismatch of the energy production between
different solar cells. An interleaved multiphase dc-dc buck switching con-
verter, which fits into the junction box of a conventional PV panel, is used to
implement the MPPT. Theoretical considerations are verified by laboratory
experiments that have been performed using an experimental prototype of
the proposed system.
Moreover, a new control technique for the proposed distributed power elec-
tronic system is presented. Using interleaved multiphase converters at asym-
metric operating points is a particularity of the considered application. The
control technique takes this into account and helps to increase the system
efficiency while reducing voltage- and current-ripples in the circuit. The con-
trol is universally applicable and its scope is not limited to the application
presented here.
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1.2 Organization of this Thesis
This thesis can be divided up into three major parts.
The first part, including Chapters 2 to 4, gives a detailed description of the
proposed distributed power electronic system to improve solar photovoltaic
system energy yield. The design process is outlined along with practical
design considerations.
The second part, consisting of Chapters 6 and 7, describes the novel con-
trol technique that allows for improved ripple cancellation for the system
under the given operating conditions. It also shows how the scope of the
proposed technique can be generalized and extended to other applications,
while verifying its performance through simulations as well as experimental
results.
The third part, consisting of Chapter 8 outlines the practical characteriza-
tion of the designed hardware through experimental results. The measure-
ments are used to evaluate the performance of the system.
Chapter 2 presents the state of the art in solar photovoltaic systems. The
basic characteristics of a photovoltaic cell are outlined and possible system
topologies to interface solar cells and the power grid are presented. Conse-
quently, the usage of distributed power electronics is motivated.
The circuit design requirements for implementing the proposed power elec-
tronic system are outlined in Chapter 3. Common converter topologies in
power electronics are analyzed and rated based on their suitability for the
given application. After selecting a suitable converter circuit, the different
possibilities of interconnecting these converters, to achieve the desired func-
tionality, are outlined. Two application specific circuits, namely a signal level
shifting circuit and a bypass MOSFET gate driving circuit, are presented.
These circuits generally do not see widespread use and had to be specifically
designed and adjusted to meet the given requirements of the application at
hand.
In Chapter 4 the discrete hardware implementation is shown. The process
of loss and efficiency calculation is described and important considerations for
component selection are given. Moreover, the fundamental requirements for
efficient printed circuit board design of power electronic circuits are stated.
Additionally, the chapter describes the control algorithms that are running
on the microcontroller that outputs the control signals for the circuit.
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Chapter 6 motivates the need for an optimized control technique to achieve
improved ripple cancellation under the operating conditions dictated by the
application described in the first part of the thesis. It shows the detailed steps
of the mathematical derivation of the technique and evaluates its performance
on a theoretical basis.
In addition, Chapter 7 shows the performance of the technique through
simulations and experimental results. After a discussion of the achieved
performance, areas for future work in the field are pointed out.
To evaluate the performance of the designed circuit and compare it to
existing systems in solar photovoltaics, experimental results are shown in
Chapter 8. After describing the measurement setups and presenting the
results of different laboratory and field measurements, the performance of
the proposed system is discussed. Finally, the chapter shows future research
needs and opportunities.
3
CHAPTER 2
DISTRIBUTED MAXIMUM POWER
POINT TRACKING FOR SOLAR
PHOTOVOLTAIC SYSTEMS
2.1 Motivation
As solar PV sees increasingly widespread use as an alternative energy source,
the price for the required equipment has significantly dropped. Nevertheless,
it is competing against conventional forms of energy production and other
renewable energies, causing economic considerations to be of high importance
during the planning process of a PV system. The return on investment is
usually quantified by using the energy yield over a certain period of time
per installed kilo-watt-peak (kWp) [1], [2]. To maximize this energy yield
of a PV system, it is necessary to operate all PV cells in the system at its
MPP. This requires additional power electronics, performing MPPT, which
will introduce losses into the system, due to the degree of efficiency of the
employed circuitry. Furthermore, it increases overall system cost. For this
reason, MPPT is usually not performed on the cell level but for units that
comprise several cells. Such units can be sub-modules, panels, strings consist-
ing of multiple series-connected panels or whole solar systems as illustrated
in the subsequent sections [3].
2.2 Solar Photovoltaic Characteristics and Models
Generally, a photovoltaic cell consists of a p-n junction that is exposed to
light, which results in the generation of charge carriers that can cause a cur-
rent flow when the cell is connected to a load [4]. The available current flow
is proportional to the incident light and depends on the semiconductor char-
acteristics. In the scope of this thesis, it is sufficient to consider the resulting
characteristics of a solar cell without the need to understand the underlying
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Figure 2.1: Single diode equivalent circuit model of a PV cell.
physical principles in detail. The commonly used single diode equivalent cir-
cuit model for a PV cell is shown in Fig. 2.1 [5]. More complicated models
using two diodes are described in [6] and [7]. For details about possible sim-
plifications regarding the parasitic resistances, see [5]. Some models, such
as the one shown in [8], also account for operating the cell in reverse bias,
which is not relevant for the design of MPPT systems and will therefore not
be considered here.
From the single diode model, the expression for the cell’s output current
can easily be derived as
I = Ipv − Is
[
e
V+RsI
nVt − 1
]
− V +RsI
Rsh
, (2.1)
where Ipv is the PV current, Is is the saturation current and n is the diode
ideality factor of the diode. The thermal voltage Vt is given by
Vt =
NkT
q
(2.2)
with N representing the number of cells connected in series, k being the
Boltzmann constant (1.3806503 × 1023 J/K), and q denoting the charge of
an electron (1.60217646 × 1019 C). The temperature T needs to be inserted
in Kelvin and can be calculated as follows:
[K] = [C] + 273.15
[K] = ([F ] + 459.67)× 5/9.
(2.3)
The resulting current over voltage curves of a PV cell [9] are displayed in
Fig. 2.2 for different insolation levels and in Fig. 2.3 for different tempera-
tures. Figures 2.4 and 2.5 show the corresponding power over voltage curves.
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It can be seen that in each case there exists a unique MPP that is dependent
on insolation and temperature. An exposition of the cell to full sunlight is
usually considered to be equal to an insolation level of 1 kW/m2.
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Figure 2.2: Output current characteristics of a PV cell at different
irradiation levels and constant temperature.
A regular solar panel consists of 36 to 72 single PV cells connected in se-
ries (see Fig. 2.6). The series connection increases the voltage and makes it
easier to interface the string of panels with the inverter in a grid tied PV
system. In a series connection, each cell is able to produce its maximum
power output under collective MPPT, as long as all cells are operating under
perfectly matched conditions. However, this is usually not the case, as not
only the temperature and irradiation across a panel may vary (e.g. due to
partial shading), but manufacturing tolerances and aging may cause the cells
to operate at different output currents. Because of the series connection, the
overall output current of the string is limited by the weakest cell. This yields
significant power losses under mismatched conditions. Partial shading causes
the output current of the shaded cells to be significantly lower than the cur-
rent produced by the surrounding cells. The cells with the lowered current
get reverse biased by surrounding cells. This causes them to act as loads and
to dissipate power, which leads to heat dissipation and eventual damage of
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Figure 2.3: Output current characteristics of a PV cell at different
temperatures and constant irradiation level.
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Figure 2.4: Output power of a PV cell at different irradiation levels and
constant temperature.
the cells.
To prevent cell damage, bypass diodes are installed in solar panels for
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Figure 2.5: Output power of a PV cell at different temperatures and
constant irradiation level.
strings of 12 - 24 cells. This divides the solar panel into 3 (e.g. Solar-
world Sunmodule SW 235 poly [10]) or 6 (e.g. BP Solar BP7185N [11]) sub-
modules. In the case of shading of one or more cells, the whole sub-module
is bypassed by the conducting diode as shown in Fig. 2.7. Consequently, a
single shaded cell can cause all cells that are connected to the same bypass
diode to be taken out of the string. This results in significant reduction of
power yield, as the whole sub-module does not contribute to the power gen-
eration any more.
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Figure 2.6: Symbol and schematic drawing of the internal connection of a
PV panel.
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Figure 2.7: PV panel with one bypassed sub-module due to partial shading.
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2.3 System Topologies
Theoretically, the maximum power output of a system consisting of many
PV cells connected in series can be achieved when tracking the MPP of each
cell separately [12], [13]. However, in practice the employed MPP trackers
introduce losses into the system. Moreover, it is difficult to implement ef-
ficient MPP tracking circuits at a single cell level due to the low voltage.
Therefore, MPP tracking is usually performed for several cells together.
A central inverter topology as shown in Fig. 2.8 is a common architecture
for residential and commercial PV installations. In this architecture, a single
MPP tracker that is built into the central inverter determines the MPP for
all cells that are connected in series and parallel. Advantages of this topology
are the comparably high degree of efficiency that can be achieved by using an
inverter with high power rating and the low hardware cost. Nevertheless, as
discussed above, operating all cells at the same MPP may result in significant
loss in power yield.
The architecture shown in Fig. 2.9 (typically called string-level inverter)
makes it possible to operate each string of panels in the installation at dif-
ferent MPPs. This allows for better adaptation to mismatch within the PV
system. Nevertheless, the employed inverters usually have lower efficiency
than a central inverter due to the lower power rating. Moreover, the system
cost is increased because a higher number of inverters is required.
Taking the concept of splitting up MPP tracking to smaller units a step
further, yields a topology such as the one shown in Fig 2.10 known as the
micro-inverter architecture. Every solar panel is connected to its own inverter
that also functions as a MPP tracker. These micro-inverters implement the
interfacing of the PV panel with the grid for each panel individually and
therefore have to operate at large voltage conversion ratios and comparably
low power ratings. Moreover, the conversion from dc to ac has to be per-
formed for every panel, reducing the conversion efficiency of the inverters. A
high number of inverters is required, which increases system cost.
Even with the micro-inverter topology, the MPP is tracked for 36 to 72
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cells (dependent on the panel size) together. In case of partial shading that
yields a mismatch between cells within a panel, the bypass diodes of the
corresponding sub-module will still conduct and thereby reduce the output
power of the panel in intervals of 1/3 (3 sub-modules) or 1/6 (6 sub-modules).
To inhibit this behavior, a topology that uses MPP tracking on a sub-
module level is presented in the next section. Through connecting a dc-dc
converter to each sub-module, it is possible to further reduce the number of
cells, for which MPP tracking is performed collectively. This allows operation
of the panels without the bypass diodes and increases overall power yield.
AC
Inverter Grid
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Figure 2.8: Central inverter for the entire PV system.
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Figure 2.9: Separate inverter for each string in the PV system.
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Figure 2.10: One inverter per PV panel (micro-inverter).
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2.4 Sub-Module Distributed Maximum Power Point
Tracking
To overcome the disadvantages of the micro-inverter topology as described
above, a solution using dc-dc converters is proposed here. The tree sub-
modules of a panel are each connected to a separate converter that performs
MPP tracking. In the case of partial shading, the sub-module that includes
the shaded cell(s) is operated at its separate lower MPP without reducing
the performance of the other sub-modules. The topology of the system is
shown in Fig. 2.11. The converters are all connected in series at the output
to achieve a high output voltage and consequently a lower voltage conversion
ratio for the inverter of the PV system. Rather than just performing MPP
tracking centrally through the inverter, distributed maximum power point
tracking (DMPPT) is performed by dc-dc optimizers.
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Figure 2.11: Distributed MPPT on the sub-module level.
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CHAPTER 3
CIRCUIT DESIGN FOR SUB-MODULE
MPPT
This chapter describes the circuit design process to implement the distributed
MPPT system based on dc-dc converters as described in Chapter 2. At first,
the circuit requirements, which underlie the subsequent converter topology
selection, are outlined. Moreover, the possibilities of interconnection between
converters is studied and application specific circuits are described.
3.1 Requirements
The central task of the dc-dc converter connected to the sub-module is to per-
form MPPT. The converter input current must therefore be adjustable over
the whole range of possible MPP currents. Because a high output voltage of
the PV system is desired, the outputs of the converters are preferably con-
nected in series. The average output current of all converters is equal then,
which requires the selected converter topology to be suitable for these load
conditions. Other requirements concern the practical implementation of the
converter. The converter needs to be sufficiently efficient to yield an increase
in energy yield from the PV system. If the losses introduced by the addi-
tional power conversion at the sub-module level are higher than the amount
of energy that can be captured in excess through using the converters, their
usage is not justified. The given application is cost sensitive, requiring small
size and low prize at a high efficiency. Regarding the implementation, this
translates to low component count, low values for passive components as well
as low voltage stresses for the employed switching devices.
15
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Figure 3.1: Synchronous buck converter topology.
3.2 Converter Topology Selection
As shown in [14], [15], the synchronous buck converter topology illustrated
in Fig. 3.1 is suitable for the given application. It allows the use of only
two switching devices that are rated for the maximum value of Vin, which
is identical to the open circuit voltage of a sub-module. This voltage rating
is lower than for boost-type converters, where Vout > Vin and the devices
have to be rated for Vout. Therefore, the buck topology offers high power
density (small size) through operating at high switching frequency, and high
efficiency. Its low component count allow for a discrete implementation at
low cost.
The buck topology can only step down the input voltage, as its output
voltage is given by
Vout = D · Vin (3.1)
for an ideal converter, where D denotes the duty ratio. At the same time,
the input current is stepped up by
Iout =
Iin
D
. (3.2)
Therefore, MPPT is performed by stepping down the voltage of each sub-
module. The output current is identical for all series connected converters
and is determined by the global MPPT algorithm run by the central inverter
(see control section in Chapter 4). The duty ratio of every converter is varied
until Iin = Impp at each sub-module. This yields a unique duty ratio for every
converter that also determines its output voltage as shown in Eq (3.1). The
output voltage will be lower for sub-modules with lower Impp (e.g. due to
partial shading), but each sub-module can contribute to the output power
generation without being bypassed.
Even though it is not possible to achieve an increase of the string voltage,
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this disadvantage is outweighed by the previously described benefits. More-
over, it is still possible to achieve a higher string voltage than without using
dc-dc optimizers under most operating conditions. In the cases where one or
more bypass diodes are conducting, the output voltage of the corresponding
panel is significantly reduced. This is not the case when using the proposed
MPPT topology. By employing a dc-dc buck converter as MPP tracker, each
sub-modules can still contribute to the output voltage.
3.3 System Level Considerations
As most solar panels in the market are separated into three sub-modules,
three converters are needed per panel. Building up these converters sepa-
rately would cause redundancy in regard to the circuit control. Therefore, a
system consisting of three dc-dc buck converters is presented here, where the
control is performed by a single microcontroller. The basic circuit topology
with the outputs connected in series is displayed in Fig. 3.2. The operation
of the MOSFETS in each power stage is controlled centrally and the MPP
tracking algorithm for the three sub-modules is run by the same microcon-
troller. The load is drawn across three converters here, but will be supplied
by the whole PV system consisting of one or more strings of solar panels in
a real application.
As mentioned before, it may be disadvantageous to use dc-dc convert-
ers for MPP tracking when there is no mismatch between sub-modules. To
overcome this drawback, there are two possibilities when using a the buck
topology. Firstly, the high-side MOSFET can be turned on permanently,
while leaving off the low-side MOSFET. This way it is possible to bypass
the circuit and avoid power loss due to modulation of the devices without
the need for additional components. Providing a direct path between input
and output through the inductor is another advantage of the buck topology.
Nevertheless, the dc series resistance (DCR) of the inductor as well as the
on-state resistance of the high-side switch will cause losses in the circuit even
in bypass mode. To address this issue, it is possible to add a separate bypass
MOSFET to each converter as shown in Fig. 3.3. While increasing compo-
nent cost, this can improve power output under conditions where there is no
mismatch. As the bypass MOSFET is not used for fast switching, a device
17
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Figure 3.2: Three dc-dc buck converters used for sub-module level MPP
tracking.
with significantly smaller on-state resistance than the high-side MOSEET
can be chosen (see Chapter 4).
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Figure 3.3: Three dc-dc buck converters with bypass MOSFETs.
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3.4 Application Specific Circuits
3.4.1 Signal Voltage Level-Shifter
When using a circuit topology where the outputs of all converters are con-
nected in series, it is necessary to shift the voltage level of the logic signals
that are output by the microcontroller. Due to the series connection, the po-
tentials of the common voltage levels of the middle and the upper converters
have been shifted from ground to Vout1 and Vout1 + Vout2 respectively. These
are also the new logical ‘ground’ potentials for the gate drivers and other
circuits that are controlled by the central microcontroller. Therefore, for a
signal to be interpreted as a logical one, it is necessary to shift its potential
from the 0 V to 5 V level to the levels of Vout1 to Vout1 + 5 V (for the middle
converter) or Vout1 + Vout2 to Vout1 + Vout2 + 5 V (for the upper converter).
A circuit as shown in Fig. 3.4 can be used to perform this task. The signal
is generated by the microcontroller at its standard logic signal voltage level
with respect to ground. The node Vshift is tied to the corresponding voltage
level by which the signal should be shifted. When the logic signal generated
by the microcontroller is zero, the capacitor charges to the voltage level of
Vshift − VD. VD denotes the forward voltage drop of the diode, which can be
neglected in the following considerations. By now setting the logic signal level
to 5 V, the lower node of the capacitor is tied to 5 V and the voltage across
the capacitor remains constant. Consequently, the voltage at the upper node
of the capacitor, which is also the node of the shifted signal, is on the level
of Vshift + 5 V. By applying a logic signal to the lower node of the charged
capacitor, the waveform of the signal is replicated with shifted voltage levels
at the ‘shifted signal’ node.
The resistor in parallel to the diode has two functions and needs to be
dimensioned accordingly. On the one hand, it acts as a fail-safe option when
the logic signal is set to high for a prolonged period of time; on the other
hand, it implements the function of a pull-down resistor.
When the signal at the lower node of the capacitor stays on its high level
for a long time (low frequency of the logic input signal), the capacitor starts
discharging through the resistor. The time it takes for the capacitor to
discharge is determined by the time constant
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τ = RC (3.3)
and the voltage at the ‘shifted signal’ node shows an exponential decay
v(t) = v0e
− t
τ , (3.4)
where v0 is the initial voltage (Vshift + 5 V). This effectively resets the logic
input signals for the gate drivers and other circuits and prevents malfunction
due to controller failures. The time constant τ needs to be chosen according
to the frequency of the signal that needs to be shifted. Choosing the time
constant as too long, results in a slow decay of the signal in the failure case.
Conversely, a time constant that is too short will result in the appearance of
discharge effects in the level shifted signal.
The losses in the circuit can be reduced by choosing a large value for R.
However, it needs to be considered that even when the signal is at the level
representing a logical zero, the only direct resistive path between the logical
circuit connected to the ‘shifted signal’ node and its logical ground potential
(Vshift) is the resistor R. Therefore, this resistor also needs to implement
the functionality of a pull-down resistor that ties the logical circuit input
to a defined potential at all times. Generally, this prohibits the usage of
resistor values in the mega-ohm region, depending on the circuit. When
choosing a resistor value in the kilo-ohm region, to implement the pull-down
functionality, the capacitor value has to be increased accordingly to avoid a
time constant that is too short. Figure 3.5 shows an oscilloscope screenshot of
a gate driver signal with a frequency of fsw = 100 kHz, shifted by Vshift = 12
V. The circuit shown in Fig. 3.4 has been implemented using a standard
1N4148 diode and values of R = 10 kΩ and C = 1 µF. The voltage across the
resistor equals the diode forward voltage drop when the diode is conducting
(input signal low). For the case where the input signal is at its high state, the
voltage drop across the resistor is equal to 5 V. The losses can be estimated
by using
Ploss =
V 2R
R
. (3.5)
For the given component values, this results in a loss of 49 µW in the off-
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D R
Figure 3.4: Circuit to perform the level shifting of logic signals.
state (assuming a diode forward voltage drop of 0.7 V) and 2.5 mW in the
on-state. These values are very small in comparison to the overall processed
power of the circuit and can therefore be neglected.
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Figure 3.5: Oscilloscope screenshot of original and level-shifted logic signal.
3.4.2 Bypass MOSFET Gate Driver
To reduce losses when there is no mismatch the converters are bypassed in
this case. When all three sub-modules of a panel have the same MPPT, it is
not necessary to process the produced power through the distributed power
electronic circuitry in order to achieve maximum energy yield. In fact, the
processing would cause a lower output power than in the case where there
is no intermediate circuitry, due to the degree of efficiency of the convert-
ers. Therefore, a MOSFET is used to bypass the whole circuit as shown in
Fig. 3.3. Integrated solutions for this purpose exist [16], [17], [18], [19] but
are relatively expensive in comparison to a standard MOSFET with similar
on-state properties. Therefore, a MOSFET with discrete gate driving circuit
is used here.
As the MOSFET is switched occasionally only (very low switching fre-
quency), the gate driving losses can be neglected. Therefore, a device with
very low on-state resistance can be chosen. To drive the MOSFET into its
on-state, a positive voltage VGS, which is higher than the threshold voltage,
is required (N-channel FET). Similar to the level-shifting circuit described
above, the first step is to generate a clock signal that oscillates between
the voltage at the source node of the bypass MOSFET (low) and VS + 5 V
(high), when neglecting the diode forward voltage drop. This clock signal can
be observed at point A of the circuit shown in Fig. 3.6. The considerations
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regarding suitable component values are the same as for the level-shifting
circuit. The signal gets rectified by the diode D2 and charges the capacitor
Csmall (the diode prevents charge from flowing back when the signal at point
A is in its low state). The corresponding signal can be measured at point B
of the circuit. Csmall is chosen to have a small capacity value, as the charge
stored in it has to be removed quickly when the bypass MOSFET is switched
off. Switching the device very slowly would yield increased losses during the
transitioning process. Rbig has the same function as in the level-shifting
circuit. In case the clock signal is removed, the capacitor Csmall discharges
through the Rbig resistor.
The remaining elements as shown in Fig. 3.6 constitute the discharging
circuit for the bypass MOSFET. To initiate the turn-off process, the clock
signal is removed from the circuit. The MOSFET Q (general purpose device)
is turned on for a short time by a discharge pulse. The pull-down resistor
R ensures that VGS of the MOSFET Q goes back to zero after the pulse
has been applied and stays at a defined potential at all times. The charge
stored in Csmall and the gate capacitance of the bypass MOSFET are removed
through the resistor Rsmall to cause VGS of the bypass MOSFET to fall below
the threshold voltage. Consequently, the MOSFET is turned off. To turn it
back on, the clock signal needs to be applied to the circuit again.
The previously described signals are shown in Fig. 3.7 for the case where
the bypass MOSFET is turned on. Figure 3.8 shows the turn-off process with
the applied discharge pulse. The frequency of the clock signal was chosen to
be 100 kHz and the input voltage of the circuit is 12 V.
Rsmall Csmall
Rbig
clkdischarge
C
R
Vin + <Vin +
Vin -
A
B
D1D2
Bypass
MOSFET
Q
Figure 3.6: Bypass MOSFET with gate driving circuit.
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Figure 3.7: Oscilloscope screenshot of signals while the bypass MOSFET is
turned on.
Figure 3.8: Oscilloscope screenshot of signals during the turn-off process of
the bypass MOSFET.
3.5 Converter System Circuit
Figures 3.9 to 3.12 show the complete circuit of the proposed system, includ-
ing the bypass MOSFET drivers as well as level shifting and sensing compo-
nents. The circuit has been divided into functional blocks that are displayed
separately. Besides the individual converters, the central microcontroller with
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Figure 3.9: Central microcontroller with input and output signals.
the necessary input and output signals is shown. Level shifting is only neces-
sary for the second and third converter, as the microcontroller is powered by
the input voltage of the first converter through a linear voltage regulator. For
each converter, the input voltage, as well as the voltages at both terminals of
the inductor, are measured using the analog-digital converters (ADC) of the
microcontroller. In a buck-converter one of the inductor terminals is at the
output voltage level. Therefore, an output voltage measurement is available
that is required for the MPPT algorithm described in Chapter 4. Sensing the
voltage drop across the inductor allows for calculation of the average output
current when the dc resistance (DCR) of the inductor is known. This makes
it possible to perform current sensing without introducing additional losses
(through a shunt resistor or additional hardware) into the circuit.
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Figure 3.10: Schematic drawing of converter 1 including the bypass circuit
and components for sensing.
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Figure 3.11: Schematic drawing of converter 2 including the bypass circuit,
level shifting, and components for sensing.
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Figure 3.12: Schematic drawing of converter 3 including the bypass circuit,
level shifting, and components for sensing.
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CHAPTER 4
IMPLEMENTATION OF SUB-MODULE
MPPT
This chapter describes the implementation of the proposed system. First,
the process of component selection and placement on a printed circuit board
(PCB) is outlined. Second, the necessary control algorithms are presented.
4.1 Discrete Hardware Implementation
The circuit shown in Fig. 3.1 was implemented using discrete components.
This allows for high flexibility during the device selection and good matching
with the determined requirements.
4.1.1 Loss Calculations
The loss calculations are outlined here for the sake of giving an orientation
during the component selection process. They are not meant to be precise
measures of the actual losses occurring in the circuit, but rather as estimates.
Generally, it is hard to accurately determine the circuit losses beforehand,
as gate-driving losses, control losses and losses in the PCB are not only de-
pendent on the operating point of the system but also on the components
available on the market. In practice, it is necessary to iterate and test dif-
ferent components. Alternatively, complex multiphysics simulations can be
carried out. Nevertheless, the accuracy of these simulations is limited by
the available models of the electronic components, the actual PCB layout
and other factors [20], [21], [22]. These models are rarely fully provided by
component manufacturers, such that it is difficult to achieve exact results.
For this project, simple loss calculations [23], that are considered a guid-
ance during component selection, have been carried out. The target converter
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efficiency was set to 99%. The allowed loss of 1% was split among the differ-
ent loss types and components.
The inductor is usually the component of a switching converter that limits
size and efficiency [24], [15]. Therefore, the inductor loss, mostly consisting
of core losses and winding losses, was allowed to account for 0.5% of the
overall losses. The remaining 0.5% were evenly split between losses in the
power MOSFETs and other losses. The loss in the switching devices is mostly
caused by their on-state and off-state (usually negligible) resistances and by
the transient operation. The latter is due to the gate capacitance of each
switch that needs to be charged and discharged periodically, which yields a
loss in energy. The switching process itself causes energy dissipation, as volt-
age and current may have values of significant magnitude at the same time
during the transition. The contribution of these loss-types to the overall loss
is hard to estimate in practice, as they depend on the specific MOSFET and
gate-driver combination and the PCB layout. The other losses, for which an
allowance of 0.25% of the overall power was given, account for gate-driving
losses, PCB losses, losses introduced through control and sensing, as well as
capacitor losses.
For the calculation, a typical power rating of a solar panel of 250 W was
considered. Consequently, each converter has to process a maximum power
of 83.3 W corresponding to the output power of one sub-module. To account
for shaded conditions, which will result in a decrease in output power of
the sub-module, a power value of 75 W has been chosen as a basis for the
subsequent calculations. This corresponds to about 90% of the nominal out-
put power value. Generally, we expect relatively high duty ratios during the
MPPT operation of the converters [15]. This is important to consider when
balancing the on-state losses of the high-side and the low-side MOSFETs. In
this thesis, a duty ratio of D = 0.9 has been used for the loss calculations.
For a solar panel with nominal output voltage of 36 V, the operating volt-
age at its MPP is usually around 30 V [10]. As illustrated in Chapter 2,
this voltage does not experience major changes under moderate variation in
irradiation, and is therefore assumed to be constant for the further course
of the loss calculations. This yields a sub-module voltage of 10 V, which
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corresponds to a converter input current of Iin = 7.5 A at 75 W.
0 DT T T +DT0
Iavg −∆i/2
Iavg
Iavg +∆i/2
t
i(t)
Figure 4.1: Triangular waveform corresponding to the inductor current in a
buck converter.
4.1.2 Inductor
The inductor is allowed to account for a power loss of 75 W× 0.5% = 375 mW.
Its losses can be estimated by adding up the different types of losses in the
inductor as follows (see [25]):
Ploss,inductor = Pcore + Pdcr + Pacr. (4.1)
The core losses, Pcore, are usually given by the inductor manufacturer as
measured or calculated values. For ferrite cores, the loss can be calculated
as
Pcore = K · fx ·By · Ve, (4.2)
where K is the material constant of the core (usually given by the manufac-
turer), f is the frequency, x is the frequency exponent, B is the peak flux
density, y is the flux density exponent, and Ve is the effective core volume.
The loss is therefore influenced by the core material and geometry (K, x, y,
Ve) as well as by the converter operating parameters (f , B).
The DCR of an inductor is caused by the resistance of the wire that it is
wound from. The resulting ohmic losses can simply be calculated as
Pdcr = I
2
rms ·DCR. (4.3)
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The rms value of a triangular waveform such as the one shown in Fig. 4.1
is given by
Irms =
√
I2avg +
∆i2
12
, (4.4)
where Iavg denotes the average current value and ∆i stands for the peak-
to-peak current ripple. Assuming that the designed dc-dc buck converter
operates in continuous conduction mode (CCM), its inductor current wave-
form will be a triangular waveform with Iavg = Iout. The current ripple can
be calculated by using
∆i =
D · (1−D) · Vin
f · L , (4.5)
where L is the inductance value.
A further type of loss is caused by the ac resistance (ACR) of the winding.
The loss is ohmic and can be expressed as
Pacr = I˜
2
rms · ACR. (4.6)
I˜rms is the rms value of the ripple component of the current, given by
I˜rms =
∆i
2
√
3
. (4.7)
For the intended design of the converter in CCM, the ripple is relatively
small compared to the output current. Therefore, the loss in the DCR ac-
counts for the majority of the overall inductor loss. To obtain a quick estimate
of the desired DCR value, the current ripple as well as Pcore and Pacr are ne-
glected here. Calculations using tools provided by the inductor manufacturer
have shown that the introduced error is not significant. The simplifications
immediately yield
DCR =
Pdcr
I2rms
=
375 mW
(7.5 A)2
= 6.67 mΩ. (4.8)
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Therefore, an inductor with a DCR lower than the calculated value must
be chosen. Furthermore, its inductance value must be large enough to justify
the assumptions of operation in CCM and small ripple.
4.1.3 Switching MOSFETs
Switching device losses can be calculated as the sum of losses caused by
conduction (on-state), switching, and leakage (off-state).
Ploss,switch = Pc + Psw + Pl (4.9)
Due to their small contribution, leakage losses are usually neglected.
The conduction loss in both switching devices is allowed to account for
0.25% of the losses, corresponding to 75 W × 0.25% = 188 mW. This loss
should be balanced evenly between the high-side and the low-side MOSFET
to avoid excessive local power dissipation in one of the devices (Ploss,high =
Ploss,low). Therefore, each MOSFET is allowed to dissipate 94 mW of power.
The distribution of power loss between the devices is generally dependent on
the operating conditions. Here, the previously defined point with D = 0.9
is used for the calculations. Consequently, the high-side MOSFET needs to
be chosen with a much lower on-state resistance RDS,on than the low-side
MOSFET, as it is on for 90% of the time. Using the assumption of operation
in CCM with small ripple, the loss of the device in the on-state can be
calculated as
Pc,high = I
2
out ·RDS,on,high ·D (4.10)
for the high-side MOSFET and as
Pc,low = I
2
out ·RDS,on,low · (1−D) (4.11)
for the low-side MOSFET. Rearranging and inserting the derived values
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yields
RDS,on,high =
Pc,high
I2out ·D
=
94 mW
(7.5 A)2 · 0.9 = 1.86 mΩ
RDS,on,low =
Pc,low
I2out · (1−D)
=
94 mW
(7.5 A)2 · (1− 0.9) = 16.71 mΩ.
(4.12)
The actually occurring switching losses are not only dependent on the
used switching devices but also on the gate driver for those devices. They
are influenced by the gate-source capacitance CGS of the MOSFET as well
as other parasitic capacitances as well as the source and sink-current of the
gate driver. The driver itself needs to supply its internal logic, which will
cause additional energy consumption. Because these losses are dependent on
the actual device, they are accounted for in in the next section here. General
considerations and formulas to quantify switching losses are given in [26] and
[27].
4.1.4 Other Losses
Losses imposed by switching, stray resistive and capacitive elements in the
PCB as well as control and sensing are accounted for in this category. The
latter are caused by the microcontroller and depend on the mode of opera-
tion. The control loss will be higher under high computational load and can
be reduced by employing sleep modes of the controller. Generally, it is hard
to quantify these losses exactly, such that the given margin of 188 mW has
to be a sufficient estimate here.
4.1.5 Component Selection
In the following, the process of practical component selection is outlined.
Requirements that go beyond the basic orientation given above are stated.
The overall goal was to achieve a low cost design with small size such that
the converters can fit into the junction box of a regular solar panel. This
eliminates the need for a custom enclosure and thereby greatly helps to re-
duce overall cost and to increase flexibility. The bill of materials and details
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about the implementation can be found in Appendix A.
4.1.6 Inductor
Along with a sufficiently low DCR, the inductor must have a saturation cur-
rent that is higher than the maximum expected current to avoid additional
losses and overheating due to saturation of the core material. Additionally,
the inductor is the largest component of the circuit and thus has a major
impact on overall converter size. Generally, choosing an inductor is about
finding the right compromise between DCR, core losses and size that is best
suitable for the application at hand.
4.1.7 Switching Devices
Choosing suitable switching devices is mainly about finding the right trade-
off between low on-state resistance and low gate charge Qg. The latter is
directly related to the value of CGS and needs to be supplied and removed
by the gate driver throughout each switching cycle. MOSFETs with low on-
state resistance usually have a higher gate charge, as the gate area is larger
than for MOSFETs with higher RDS,on. A spreadsheet was used to compare
available devices from different manufacturers on the market. Figures 4.2
and 4.3 show the gate charge for different on-state resistances in the desired
regions for the high-side and the low-side MOSFET, respectively.
4.1.8 Gate Driver
For the high-side and the low-side, two gate drivers that can be integrated
into the same package are required. A small package size was chosen to re-
duce the size of the circuit. Priority was given to the capability of driving a
high sourcing and sinking current. This allows for fast switching operation
with short transition times and reduces related losses caused by cross con-
duction.
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Figure 4.2: Gate charge vs. on-state resistance for a selection of suitable
high-side MOSFETs.
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The logic inputs of the integrated circuit (IC) have to be compatible to
the microcontroller logic levels. For the purpose of high flexibility in regard
to control (see Chapter 7), a gate driver with separate inputs for driving the
high and low-side has been chosen.
Furthermore, the supply voltage range of the IC was an important selection
criterion, as supplying the IC through an external voltage regulator would
introduce additional losses and increase size and cost of the circuit.
4.1.9 Input and Output Capacitors
To reduce the equivalent series resistance (ESR) losses in the capacitors, the
input and output capacitance, that is necessary for the converter, is divided
up and implemented by multiple capacitors in parallel. The capacitors have
to be rated for the highest occurring input voltage and should impose little
losses in the dielectric. Multilayer ceramic capacitors with X5R dielectric
have been chosen. For the given implementation, the capacitor losses are
small in comparison to inductor and semiconductor losses.
4.1.10 Microcontroller
The microcontroller (MC) has to offer the functionality to control all three
power stages centrally. By choosing a gate-driver with separate inputs for
the high and the low-side switch, six outputs that are capable of producing
a high frequency pulse width modulation (PWM) signal are required. More-
over, enough analog to digital converters (ADCs) have to be available to
perform the required sensing of the input voltage (see Section 4.2). To leave
enough computational resources to perform MPPT and other control tasks,
the control of the power stages should preferably be done through hardware-
based logic integrated into the MC. This enables operation at a comparably
low overall system clock and reduces power consumption, which was another
important selection criteria.
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For the given implementation the AT90PWM316 [28] from Atmel has been
chosen. It offers three hardware power stage controllers (PSCs) with two out-
put pins each. This allows one to control the high and low-side switch of each
converter separately and to adjust the dead-time with high flexibility. The
MC is based on an 8-bit core operating at a maximum system clock of 8 MHz
when driven by the internal oscillator. A high speed clock with up to 64 MHz
allows for precise timing of the PSC outputs. The power consumption of the
controller can be reduced by entering different sleep-modes dependent on the
performed computational task.
4.1.11 Printed Circuit Board Layout
All three symmetric dc-dc buck converters, the central microcontroller and
the bypass circuits are implemented on the same PCB. Additionally, connec-
tors for power and signal measurement points are located around the circuit
for easy interfacing. The converters have been optimized for size, such that
they can easily fit into the junction box of a solar panel.
The PCB for the prototype is a four-layer board which was designed using
EAGLE CAD. While the two outer layers are used to hold the components,
the inner layers route signals from the microcontroller to the different con-
verters and signals within the converter stages. The different layers are shown
in detail in Appendix A. Figure 4.4 shows an annotated photograph of the
PCB top-side with components. Figure 4.5 shows the bottom view of the
PCB and Table 4.1 lists the converter specifications.
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Figure 4.4: Annotated top view of the PCB with components.
Figure 4.5: Annotated bottom view of the PCB with components.
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Table 4.1: Converter Specifications
Input Voltage Range 7-16 V
Output Voltage Range 0.8-14 V
Max. Output Power per Converter 100 W
Switching Frequency 100 kHz
Converter Efficiency 95%
Board Area per Converter 21 mm x 27 mm
Overall Board Area 63 mm x 27 mm
Particular attention during the layout process of power electronic circuits
needs to be given to the power stage. Generally, all loops conducting high
currents at high transient frequencies should be kept as tight as possible.
This is to avoid stray inductances that may cause the induction of high volt-
age peaks and ringing [29], [30], [31], [32], [33]. These voltage peaks increase
device stresses and may even lead to destruction of the power semiconduc-
tors. Moreover, they decrease the converter efficiency. While designing the
PCB board for a buck converter, it is important to keep the input loop as
tight as possible. The output loop is less critical, as the addition of stray
inductance does not have severe effects due to the power inductor in this
loop. Figure 4.6 shows the input loop as well as its implementation on the
PCB board. The high and low-side MOSEFETs have been placed next to
each other with the input capacitors in between. This assures that the loop
marked as 1 is as tight as possible.
Another loop that conducts high transient currents is the loop between the
gate-driver output and the gate of the MOSFET. To avoid voltage peaks and
increase efficiency, the gate driver has been placed on the bottom side of the
PCB right under the power stage MOSFETs. Multiple vias route the high
gate sourcing and sinking currents (up to 4.5 A for the chosen gate driver)
to the gates as shown in Fig. 4.7. This assures that the loops marked as 2
are as tight as possible during sourcing and sinking of the gate current.
The numbers give an orientation of the priority in which the loops should
be designed. As the current through the power stage is generally higher than
the gate-driving currents, this loop should be designed first. When the opti-
mal layout is found, the gate-driver can be added, followed by the relatively
41
1 3
Figure 4.6: Input loop of the dc-dc buck converter and its implementation
on the PCB.
uncritical loop consisting of the power inductor and the output capacitors.
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Gate Driver
2
Gate Driver
2
Figure 4.7: Loop between the gate driver and the MOSFET gate and its
implementation on the PCB.
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4.2 MPPT Control
MPPT on the sub-module level is implemented using the common perturb
and observe (P&O) algorithm as described in [15], [34]. Other MPPT algo-
rithms exist [35] and may have advantages in regard to speed and tracking
efficiency over a standard P&O algorithm, but are more complicated in terms
of their implementation. On the system level, the inverter performs a global
MPPT for all connected panels, which determines the common string cur-
rent. Tracking is usually slow [15] (in the range of minutes) in comparison
to the local MPPT on the sub-module level. Therefore, the output current
of each dc-dc converter can be considered to be constant. This allows for an
implementation without local current sensing, as the maximum power can be
extracted from a sub-module by maximizing its output voltage. The MPPT
algorithm is implemented through sweeping the duty ratio from low to high
values, while continuously measuring the input voltage of the converter. It
is easy to detect the maximum of the input voltage, as there exists a single
global maximum (output behavior of the sub-module is not influenced by
bypass diodes). Once this maximum is reached, the duty ratio is altered
such that the operating point of the converter coincides with the MPP of
the sub-module at all times. The flow diagram of the algorithm is shown in
Fig. 4.8 and consists of two different modes. On the right, the initial coarse
sweep, that allows for fast estimation of the MPP region, is shown. The
steady-state tracking process is illustrated on the left.
To achieve operation of all sub-modules at their MPPs, the string current
has to be high enough, such that the sub-module with the highest power
output is not limited in its operation. If the string current is lower than
Impp of a sub-module, it cannot be operated at its MPP because the buck-
converter can only step up current. This power loss should be detected by
the inverter, which will raise the string current accordingly. Operating at a
current that is much higher than the Impp of the strongest sub-module will
cause increased losses due to parasitic resistances in the converter, resulting
in a decrease in output power. We rely on the central inverter to be able to
find the optimal string current without the need for communication with the
local MPP trackers as described in [15].
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Figure 4.8: Flowchart of the employed MPPT algorithm.
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For some inverters (e.g. [36]) it is possible to set a fixed input current. This
overcomes the issue of operating at a string current that is too low for the
strongest sub-module. The current can be set high enough for all operating
conditions, by choosing it according to a scenario with maximum irradiation
and no shading. However, this may lead to increased losses at lower illumi-
nation as previously discussed. Nevertheless, these losses are usually much
smaller than the power loss caused by operating away from the MPP.
4.3 Automatic Bypass Mode Control
In cases where there is no mismatch between sub-modules, the bypass MOS-
FETs should be activated automatically to avoid losses due to unnecessary
converter operation. The control needs to detect these cases and is also
required to determine when the local MPP tracking operation should be re-
sumed after bypass-mode operation.
Within a solar panel, the central microcontroller senses the information
for all three sub-modules. Therefore, it is easy to determine when all three
converters are running at the same duty ratio. As Istring is identical for all
converters, the input current for all converters must be identical when oper-
ating at the same duty ratio. This input current coincides with Impp of the
sub-modules, which means that all sub-modules are operating at the same
MPP and there is no mismatch.
In a per-panel inverter topology, this is a sufficient condition to determine
when the bypass MOSFETs should be activated. In cases where a string of
solar panels is connected to the same inverter, these conditions do not neces-
sarily yield the desired results. There may be operating conditions, where no
mismatch between the sub-modules of a panel but between the panels of a
string are present. Consequently, all converters of one panel need to be oper-
ated at the same duty ratio without being bypassed to account for a different
operating point of another panel. Under these conditions, a communication
between the MPP trackers of different panels needs to be established to pre-
vent operation in bypass mode.
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Figure 4.9: Illustration of the change in sub-module output voltages at a
constant string current under different irradiation levels (zoomed view
around MPPs).
The condition for returning to the local MPP tracking can easily be de-
tected by using the input voltage measurements of the central microcontroller
within a panel. Figure 4.9 shows the voltages of three different sub-modules
within a panel. In bypass mode, there was no mismatch between the sub-
modules. As an example, a common irradiation level of 500 W/m2 is assumed
here. The string current has been adjusted accordingly to match the MPP
(red line). As the irradiation conditions change across the panel, the micro-
controller senses a difference in the input voltages, which triggers the local
MPP operation. During the next global MPP sweep, the inverter is going to
increase the string current, providing a sufficiently high current for optimal
operation of the sub-module with increased radiation.
The flowchart of the automatic bypass mode control within a panel is
shown in Fig. 4.10.
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Figure 4.10: Flowchart of the employed per-panel bypass mode control
algorithm.
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CHAPTER 5
INTERLEAVED OPERATION OF
MULTIPHASE DC-DC CONVERTERS
5.1 Concept Description
Multiphase dc-dc converters are widely used in power electronics, as they en-
able the processing of high power by splitting the load-current into multiple
phases. Conventional multiphase circuits are supplied by a common source,
and the goal is to distribute the processed power evenly between the phases.
An example circuit to step down the voltage and supply a high current load
(e.g. a computer CPU) is shown in Fig. 5.1.
Current ripple cancellation is an important feature of multiphase switching
converters as it enables each individual converter of the system to operate
at a higher ripple than the overall current ripple through interleaving of the
phases [37],[38],[39],[40]. This yields significantly lower values for the inductor
and capacitors of each converter, and as shown in [41], can lead to significant
reductions in converter size and cost while at the same time increasing the
efficiency. Ripple cancellation in symmetric interleaved multiphase converters
is easily achievable by phase shifting the targeted ripple waveform of each
phase by an angle of φn = (n − 1) · 360◦N , where N is the total number of
phases and n is the considered phase [42],[43],[44]. This technique is well
understood and described in the power electronics literature [45]. Figure 5.2
shows the three interleaved inductor current ripple waveforms for the buck
converter topology displayed in Fig. 5.1 without dc part. All converters are
operated at the same duty ratio of D = 0.7 and the phase currents are evenly
shifted by 120◦ to each other. The displayed waveform isum(t) is the sum of
all three waveforms neglecting filter effects. It can be seen that its magnitude
is significantly lower than the ripple magnitude in each phase. This yields a
significant reduction of the overall output current ripple.
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Figure 5.1: Multiphase dc-dc buck converter with three phases.
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Figure 5.2: Ripple component of the current in each phase and summed
ripple components for a three phase buck-converter operating at D = 0.7.
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Figure 5.3: Ripple component of the current in each phase and summed
ripple components for a three phase buck-converter operating at D = 0.33.
If the duty ratio of all converters is set to 1
N
, it is possible to achieve a
complete ripple cancellation as shown in Fig. 5.3. For converters that operate
at a fixed duty ratio, the number of phases can be chosen such that optimal
ripple cancellation is performed (e.g. choose 5 phases for a converter running
at a D = 1/5).
The magnitude of the ripple in the time-domain is significantly reduced due
to effective cancellation of certain ripple harmonics in the frequency-domain.
The fundamental frequency of the ripple is determined by the switching fre-
quency fsw of the converter. The number of phases N corresponds to the
cancellation of the harmonics; e.g. in a symmetrical two phase converter all
odd harmonics (k = 1, 3, 5, ...) are canceled. Equivalently, for a symmetri-
cal three phase converter the first and second harmonics and its multiples
(k = 1, 2, 4, 5, 7, 8, ...) are canceled, leaving ripple frequency components at
k = 3, 6, 9, ... only. This is illustrated in Fig. 5.4 which displays an exem-
plary frequency content of the summed ripple components in a three phase
interleaved converter at symmetrical operating conditions.
At the operating point where a complete ripple cancellation is possible
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Figure 5.4: Harmonic content of the summed ripple components for a three
phase buck-converter operating at D = 0.7.
(D = 1/3), all harmonic components are canceled, only leaving a dc compo-
nent.
5.2 Shortcomings in the Given and Other Application
In recent applications, such as MPPT for solar PV, multiple converters are
supplied by sources that are often restricted to operate at different voltages
and currents leading to asymmetric converter operation. To achieve im-
proved ripple cancellation under these conditions, phase-shifting by uneven
phase-angles is required. In Chapter 6 analytic formulas are derived to ob-
tain suitable angles for phase-shifting.
Asymmetric phase-shifting has been used to account for imbalances in
the converter phases due to component tolerances [46]. This was done for
standard single-input single-output converter topologies such as shown in
Fig. 5.1. However, phase-shifting for non-uniform duty ratios and different
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Figure 5.5: Three dc-dc buck converters in a multiple-input single-output
(series) topology.
input sources for each phase is not well understood. In the sub-module
MPPT system presented in this thesis, all the dc-dc converters are connected
in series at their outputs, supplying one common load. Therefore, in this
application a multiple-input single-output topology is required. Figure 5.5
shows the familiar topology with individual sources and a series connection
at the output, while Fig. 5.6 shows an example for multiple inputs with the
same ground potential and all outputs connected in parallel.
In these cases, the goal is usually to minimize the output current ripple of
the circuit. We have presented a method for output current ripple reduction
in the distributed MPPT application in [47]. For the topology with the out-
puts connected in parallel identical results can be obtained.
Moreover, there exists a number of applications such as distributed power
architectures (DPA), heterogeneous low voltage CMOS supplies and multi-
level power supplies where converters, that are connected to a common input,
are forced to operate under asymmetric conditions. In many implementa-
tions, including power conditioning systems (PCS) [48] and dc-bus power
distribution [49], [50], a low input current ripple of the employed asymmet-
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Figure 5.6: Three dc-dc buck converters in a multiple-input single-output
(parallel) topology.
ric dc-dc switching converters is an important property. Figure 5.7 shows a
drawing of a typical telecom systems DPA application, where non-uniform
duty ratios occur.
The schematic drawing of the corresponding multiphase buck converter is
shown in Fig. 5.8.
The converters are connected in parallel at the input and are supplied by
the same source (single-input). Yet, their outputs supply individual loads at
different voltage levels (multiple-output), causing the duty cycles of the con-
verters to be different. The efficiency of the system can be increased by using
smaller input filters and less capacitance on the bus, which also improves its
reliability. Therefore, it is desirable to minimize the ripple that the converters
induce on the dc-bus. Significant efforts are made to maintain a constant bus
voltage level (e.g. by dynamic control [49]). Chapter 6 introduces a mathe-
matical framework and a derived control technique to minimize the input or
output current ripple of asymmetric interleaved multiphase converters. The
derivations are independent of the converter topology and can be universally
applied.
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Figure 5.7: Typical telecom systems DPA application with converters
operating at non-uniform duty ratios.
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Figure 5.8: Multiphase dc-dc buck converter with different output voltages
generated from a single dc-bus.
55
5.3 Motivation of a Frequency Domain Based Ripple
Cancellation Technique
To allow for effective ripple cancellation under asymmetric operating con-
ditions, a frequency domain description of the current ripple waveform is
used here. This allows one to actively influence the frequency content of the
output ripple and is therefore preferable over a time-domain analysis. Even
though the direct relation between the number of phases N and the order
of the canceled harmonics, as described above, does not hold for asymmet-
ric converter operation, the ripple can still be significantly reduced by going
beyond the conventional even phase-shifting technique. Being able to effec-
tively move the frequency content of the ripple to higher harmonics relaxes
the requirements for the filters used in switching converters.
Figure 5.9 shows the schematic drawing of an L-C low-pass filter as com-
monly used as a filter for switching converters. Its transfer function is given
by: ∣∣∣∣VoVi
∣∣∣∣ = 1ωLC + ωL/R + 1 , (5.1)
where R is an added damping resistor to prevent the resonant peak in the
transfer function. In a dc-dc buck converter topology this resistor is not
required, as the load resistor accounts for damping.
Figure 5.10 shows the Bode plot of the corresponding transfer function
for component values of R = 5 Ω, L = 10 µH and C = 1 µF. It can be
seen that the transfer function magnitude drops by -40 db/decade at high
frequencies, yielding significant damping of higher harmonics. Therefore, the
lowest harmonic component of the ripple dictates the filter requirements. A
detailed outline considering filter design for power converters can be found
in [51].
L
CVi VoR
Figure 5.9: Schematic drawing of a L-C low-pass filter.
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Figure 5.10: Bode plot of the filter transfer function for R = 5 Ω, L = 10
µH and C = 1 µF
Deriving the technique in the frequency domain makes it possible to di-
rectly influence any frequency component of the ripple. This makes the pro-
posed solution more universally applicable in comparison to a time domain
analysis such as outlined in [52], [53].
Component values as well as size and cost of the output filter of a dc-dc
switching converter are dictated by the fundamental harmonic ripple fre-
quency, which is identical to the switching frequency for a single converter.
Therefore, in practice, the goal is to minimize this fundamental harmonic
component. Nevertheless, the proposed method can be applied to cancel any
desired harmonic component of the ripple, as the concept is introduced for
general values of k, where k denotes the harmonic order.
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CHAPTER 6
IMPROVED CURRENT RIPPLE
CANCELLATION FOR ASYMMETRIC
INTERLEAVED CONVERTERS
6.1 Mathematical Derivations
The mathematical derivations are carried out in a general format, such that
the obtained results are independent of the converter topology and operating
conditions.
6.1.1 Two Phase System (N = 2)
For the case of N = 2, a shift of the current waveforms between the phases of
180◦ yields the optimal cancellation effect. Nevertheless, a complete cancel-
lation of the fundamental ripple component is not possible under asymmetric
operating conditions.
6.1.2 Three-Phase System (N = 3)
The required conditions for improved ripple cancellation in asymmetric mul-
tiphase circuits are derived for the case N = 3 here. This yields sufficient
conditions, as the cases with general N can easily be related back to this case
as shown in [47], [46]. Generally, in multiphase dc-dc converters N current
ripple waveforms can be observed whereas the shape varies dependent on the
converter type and operation mode.
Figure 6.1 shows the input current for a buck converter in continuous
conduction mode (CCM) and discontinuous conduction mode (DCM). Fig-
ure 6.2 shows the corresponding output currents. Figures 6.3 and 6.4 display
the same waveforms for a boost-converter topology. These two converter
types outline the most common waveforms that occur in dc-dc switching
converters. Therefore, the proposed method can also be applied for other
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Figure 6.1: Input current waveforms for a buck converter in CCM (top) and
DCM (bottom).
converter types such as buck-boost, boost-buck (C´uk), flyback, and SEPIC.
Depending on whether input or output ripple minimization is desired, the
waveforms have to be selected according to the converter topology and its
operating mode.
The asymmetric operation causes different magnitudes of the average cur-
rent in each phase In, and different duty ratios Dn can be observed. Summing
up all N ripple components yields the overall current ripple ∆isum whose
magnitude can be minimized by adequately phase-shifting the ripple compo-
nents of the individual phases. The goal is to minimize the lowest harmonic
component of the ripple first, as it dictates the filter requirements. This is
particularly important for input ripple cancellation, as the input filter may
reduce converter performance and cause instability of the closed loop system
[51].
To describe the waveforms shown in Figures 6.1-6.4 dependent on the
phase-shift angles φ0n, they are represented by the their Fourier series as
f(t) =
a0
2
+
∞∑
k=1
ak · cos(k(ωt− φ0)) + bk · sin(k(ωt− φ0)) (6.1)
59
CCM
0 DnT T T+DnT
0
Iout,n −∆in
Iout,n
Iout,n +∆in
t
iout,n(t)
DCM
0 DnT T T+DnT
0
Iout,n
Imax
t
iout,n(t)
Figure 6.2: Output current waveforms for a buck converter in CCM (top)
and DCM (bottom).
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Figure 6.3: Input current waveforms for a boost converter in CCM (top)
and DCM (bottom).
60
0 DnT T T+DnT
0
Iout,n
Imax
t
iout,n(t)
CCM
0 DnT T T+DnT
Iout,n
Imax
t
iout,n(t)
DCM
Figure 6.4: Output current waveforms for a boost converter in CCM (top)
and DCM (bottom).
or in terms of the sum of phase-shifted cosine terms as
f(t) =
a0
2
+
∞∑
k=1
Ak · cos(k(ωt− φ0)− ϕk), (6.2)
where Ak is the magnitude and ϕk is the phase of the Fourier coefficient. The
two forms are related by
Ak =
√
a2k + b
2
k (6.3)
and
ϕk = atan2(bk, ak), (6.4)
where atan2 is the inverse tangent function, that returns the corresponding
angle in the interval of four quadrants [−pi, pi]. In the further course of the
derivation, a notation with the pattern Ank is used, where n is the phase
index and k denotes the harmonic order.
The goal of the following derivations is to minimize the variation in current
which corresponds to the expression inside the sum of the Fourier series given
in Eq. (6.1) and Eq. (6.2).
The variable component of the current is denoted by i˜n here and the overall
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current ripple, when neglecting filter effects, can be written as
i˜sum(t) =
N∑
n=1
i˜n(t). (6.5)
Using Eq. (6.2) yields
i˜sum(t) =A1k · cos(k(ωt− φ01)− ϕ1k) + ...
A2k · cos(k(ωt− φ02)− ϕ2k) + ...
A3k · cos(k(ωt− φ03)− ϕ3k)
(6.6)
for N = 3, where Ank is determined based on the considered waveform.
This can equivalently be rewritten as a sum of phasors with magnitude
Ank and phase
θnk = kφ0n + ϕnk (6.7)
as follows:
I˜SUM = A1k · e−jθ1k + A2k · e−jθ2k + A3k · e−jθ3k , (6.8)
where I˜SUM denotes the phasor of the summed current variation. Mini-
mizing the overall current ripple or the variable component of the current
respectively, corresponds to minimizing the magnitude of I˜SUM. This can
be achieved by minimizing the real and the imaginary part of the summed
phasor. Using Euler’s identity, the above equation can be rewritten in its
cartesian form
I˜SUM =A1k · cos(θ1k)− j · A1k · sin(θ1k) + ...
A2k · cos(θ2k)− j · A2k · sin(θ2k) + ...
A3k · cos(θ3k)− j · A3k · sin(θ3k).
(6.9)
Minimizing of this expression yields
min
θ2k,θ3k
|A1k + A2k · cos(θ2k) + A3k · cos(θ3k)|+ |A2k · sin(θ2k) + A3k · sin(θ3k)| ,
(6.10)
where the first expression inside the absolute value corresponds to the real-
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and the second expression corresponds to the imaginary part. θ1k = 0 has
been chosen as a reference to simplify the expression.
To be able to obtain an analytic solution, we assume that the complete
cancellation of a certain harmonic component of the current is possible by
setting i˜sum = 0 or I˜SUM = 0, respectively.
A1k · cos(θ1k)− j · A1k · sin(θ1k) + ...
A2k · cos(θ2k)− j · A2k · sin(θ2k) + ...
A3k · cos(θ3k)− j · A3k · sin(θ3k) = 0,
(6.11)
which immediately yields a set of equations that can be solved for the phase
angles θ2k and θ3k (θ1k can be chosen to be zero)
A1k + A2k · cos(θ2k) + A3k · cos(θ3k) = 0 (6.12a)
A2k · sin(θ2k) + A3k · sin(θ3k) = 0. (6.12b)
An example of an asymmetric three-phase system, whose real and imag-
inary parts can be added up to zero by performing uneven phase-shifting,
is illustrated in Fig. 6.5. The figure also contains an even three-phase ref-
erence system. Figure 6.6 shows the same phasors but with a conventional
phase shift of 120◦ between phases. It can be seen that the resulting summed
phasor is non-zero.
To obtain an analytic solution, Eq. (6.12b) is rewritten with cosine terms
only, which can be achieved by using the trigonometric identity
sin(x) =

√
1− cos2(x) for x ∈ [0, pi]
−√1− cos2(x) for x ∈ [pi, 2pi] . (6.13)
This yields four possible variations of Eq. (6.12b) dependent on the values
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Figure 6.5: Asymmetric three-phase system with uneven phase-shift.
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Figure 6.6: Asymmetric three-phase system with even phase-shift, resulting
in a non-zero sum of the phasors.
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of the angles θ2k and θ3k
A2k ·
√
1− cos2(θ2k) + A3k ·
√
1− cos2(θ3k) = 0
for mod (θ2k, 2pi) ∈ [0, pi]
and mod (θ3k, 2pi) ∈ [0, pi]
(6.14a)
A2k ·
√
1− cos2(θ2k)− A3k ·
√
1− cos2(θ3k) = 0
for mod (θ2k, 2pi) ∈ [0, pi]
and mod (θ3k, 2pi) ∈ [pi, 2pi]
(6.14b)
−A2k ·
√
1− cos2(θ2k) + A3k ·
√
1− cos2(θ3k) = 0
for mod (θ2k, 2pi) ∈ [pi, 2pi]
and mod (θ3k, 2pi) ∈ [0, pi]
(6.14c)
−A2k ·
√
1− cos2(θ2k)− A3k ·
√
1− cos2(θ3k) = 0
for mod (θ2k, 2pi) ∈ [pi, 2pi]
and mod (θ3k, 2pi) ∈ [pi, 2pi] .
(6.14d)
Due to the periodicity of the cosine function, Eq. (6.14a) and Eq. (6.14d)
as well as Eq. (6.14b) and Eq. (6.14c) are linearly dependent. To achieve an
imaginary part equal to zero, the first and the second term of the equation
have to be of opposite sign, as the magnitudes Ank are always positive. This
condition leaves us with Eq. (6.14b) and Eq. (6.14c) as possible solutions,
which are linearly dependent. Eq. (6.14b) has been chosen to obtain the so-
lution outlined below. The system consisting of Eq. (6.12a) and Eq. (6.12b)
can now be rewritten as
A1k + A2k · cos(θ2k) + A3k · cos(θ3k) = 0 (6.15a)
A2k ·
√
1− cos(θ2k)2 − A3k ·
√
1− cos(θ3k)2 = 0. (6.15b)
Resubstituting as shown in Eq. (6.7) and rearranging yields the solutions
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for the desired phase-shift angles
φ01 = −ϕ1k
k
(6.16a)
φ02 =
1
k
·
[
cos−1
(
1
2
· A
2
3k − A22k − A21k
A1k · A2k
)
− ϕ2k
]
(6.16b)
φ03 =
1
k
·
[
2pi − cos−1
(
1
2
· A
2
2k − A21k − A23k
A1k · A3k
)
− ϕ3k
]
, (6.16c)
where Eq. (6.16b) was obtained by periodicity of the cos−1 function.
For this solution to exist, the absolute values of the arguments of the cos−1
terms have to be less than or equal to one, which places non-unique require-
ments on the combinations of current ripple magnitude and duty cycle of
the phases. For the sake of easier implementation, φ01 can be set to zero by
adding its value to all three phase angles. This shifts the whole system, but
preserves the relative position of the phasors to each other.
If a complete ripple component cancellation is not possible (conditions
described above do not hold), the angles have to be calculated by using
Eq. (6.10).
To visualize this function, k = 1 (fundamental ripple frequency) has been
chosen. Figure 6.7 shows a surface plot of the function for fixed Ank values,
θ11 = 0 and θ21, θ31 variable. In this case a unique minimum exists that
coincides with the values obtained by the analytic formulas derived above.
Figure 6.9 shows an example for a different set of Ank values, where it is
not possible to perform a complete ripple component cancellation. The solu-
tion of this problem shows that it is optimal to either operate phases without
or with a 180◦ phase-shift. The two phases with the smaller magnitude of
the first harmonic ripple component are operated in phase, while the phase
with the highest magnitude is operated with a 180◦ phase shift to them. This
means that the ripple is increased first by adding up two phases, to then can-
cel the ripple caused by the third phase. It can be shown that this yields the
minimum absolute value of I˜SUM in all cases where a complete cancellation
is not possible. The corresponding surface plot is shown in Fig. 6.8.
Consequently, the derived ripple minimization method can be implemented
as a control technique that operates in two different modes as shown in
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Figure 6.7: |Asum| depending on the values of θ21 and θ31. A unique
minimum exists and is highlighted by the red marker.
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Figure 6.9: Asymmetric three-phase system with phase-shifts of 0◦ and 180◦
only.
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Figure 6.10: Flowchart of the current ripple cancellation algorithm.
Fig. 6.10. Based on the values of Ank the control decides if a complete
cancellation is possible or not. If the arguments of the cos−1 terms are
less than or equal to one, a I˜SUM phasor with an absolute value of zero
can be achieved. The corresponding angles are calculated by Eq. (6.16a) -
Eq. (6.16c). Otherwise the Ank values are sorted by magnitude and φnk = 0
for max |Ank|, and φnk = pi for the remaining Ank.
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6.1.3 Higher Number of Phases (N > 3)
For the general case of many phases (N > 3), a phasor sorting technique
similar to the one described in [46] is used together with the introduced
framework. The case for general N can best be analyzed by considering a
phasor diagram (e.g. for N = 6) as outlined in Fig. 6.11 (left).
It can be seen that due to the asymmetric phase operation, the summed
phasors are non-zero when simply obtaining the phase-shift angles by φnk =
(n − 1) · 360◦
N
. A decrease of the summed ripple component can be achieved
by sorting the phases. Placing phasors with similar magnitudes such that
they point in opposite directions (shifted by 180◦), but still keeping an even
phase-shift of 360
◦
N
between phases, yields a lower magnitude of the summed
ripple phasor as shown in Fig. 6.11 (right).
To achieve optimal ripple cancellation for the general case of N > 3, this
sorting algorithm is applied for theN−2 phasors with the largest magnitudes.
Subsequently, the summed ripple component for these phases is calculated
and used together with the two remaining ripple components to form a new
three-phase system for which the phase-shift angles are found as outlined in
the case for N = 3.
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Figure 6.11: A lower magnitude of the summed ripple phasor can be
achieved by sorting the phases for N > 3.
Left - Unorganized phasors
Right - Sorted phasors (Phase 5 and Phase 6 swapped)
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6.2 Buck Converter Application Example
The magnitudes of the phasors Ank have to be calculated based on the Fourier
series representation of the desired current waveform. As this waveform is
dependent on the converter topology and operating point (see Chapter 6.1),
the example of a dc-dc buck converter has been chosen here to illustrate
output ripple cancellation in CCM. The process of obtaining the values for
Ank is the same for input ripple cancellation and other converter types in
different operating modes.
6.2.1 Output Ripple Cancellation
The corresponding output current ripple waveform for a buck converter in
CCM has been shown in Fig. 6.2. For a general triangular waveform, the
coefficients ank and bnk can be found as follows:
ank =
∆in
(pi · k)2 ·
1
Dn · (1−Dn) · (cos(2pikDn)− 1) (6.17a)
bnk =
∆in
(pi · k)2 ·
1
Dn · (1−Dn) · sin(2pikDn), (6.17b)
or equivalently as [54]
Ank =
2∆in
(pi · k)2 ·
1
Dn · (1−Dn) · sin(pikDn) (6.18a)
ϕnk = atan2(bnk, ank) =

− arctan (cot(pikDn)) ank > 0
− arctan (cot(pikDn)) + pi bnk ≥ 0, ank < 0
− arctan (cot(pikDn))− pi bnk < 0, ank < 0
+pi
2
bnk > 0, ank = 0
−pi
2
bnk < 0, ank = 0
not defined bnk = 0, ank = 0
(6.18b)
Note that the angles ϕnk are independent of the current ripple magni-
tude ∆in, but only dependent on the harmonic k and the duty cycle Dn.
Substituting the magnitudes and angles of the Fourier coefficients based on
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Eqs. (6.18a) and (6.18b) yields the solution which is dependent on the cur-
rent ripple magnitudes ∆in and duty cycles Dn of each phase as shown in
Eq. (6.19a) - Eq. (6.19c).
φ01 = −ϕ1k
k
(6.19a)
φ02 =
1
k
·
{
cos−1
(
1
2 · ∆i1
D1(1−D1) · ∆i2D2(1−D2) · sin(pikD1) · sin(pikD2)
· ...[
∆i23
D23(1−D3)2
· sin2(pikD3)− ∆i
2
2
D22(1−D2)2
· sin2(pikD2)− ...
∆i21
D21(1−D1)2
· sin2(pikD1)
])
− ϕ2k
}
(6.19b)
φ03 =
1
k
·
{
2pi − cos−1
(
1
2 · ∆i1
D1(1−D1) · ∆i3D3(1−D3) · sin(pikD1) · sin(pikD3)
· ...[
∆i22
D22(1−D2)2
· sin2(pikD2)− ∆i
2
1
D21(1−D1)2
· sin2(pikD1)− ...
∆i23
D23(1−D3)2
· sin2(pikD3)
])
− ϕ3k
}
(6.19c)
Generally, an expression for the current ripple magnitude ∆in can easily
be obtained from the underlying differential equations of the converter. It
can then be inserted into Eqs. (6.19b) and (6.19c). This results is a closed
form expression to obtain the phase-shift angles that yield optimal current
ripple cancellation for the kth harmonic component.
Because the current ripple magnitude ∆in is dependent on the inductor
value Ln of the converter, the proposed technique can also be applied to
compensate for component value tolerances among different phases.
For a buck-converter, the magnitude of the current ripple can be calculated
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from the input voltage and duty cycle as
∆in =
Vin,n
Ln
Dn(1−Dn)T = Vout,n
Ln
(1−Dn)T. (6.20)
Using this in Eqs. (6.19b) and (6.19c) yields two expressions that are depen-
dent on the input voltages Vin,n, duty cycles Dn and inductor values Ln. If
the inductor values are equal for all three phases, they cancel out and the
expression can be simplified further. This has been used to perform output
current ripple cancellation for a series topology of buck converters as shown
in Fig. 3.2. The results are outlined in Chapter 7.
Similar relations hold true for a parallel topology. Here, the output voltage
Vout is identical for all three converters. The output current is given by
Iout =
Iin,1
D1
+
Iin,2
D2
+
Iin,3
D3
(6.21)
for ideal converters. The inductor current ripple magnitude is conveniently
expressed as
∆in =
Vout
Ln
(1−Dn)T (6.22)
in this case. Inserting this into the general result yields a solution that only
depends on the duty cycle in each phase and is independent of the different
input currents.
For easier understanding, the cancellation of a harmonic component of
the summed ripple current is illustrated in the time domain and in the fre-
quency domain here. As discussed in Section 5.3, it is important to cancel the
fundamental ripple component to release the filter requirements or achieve
significantly smaller ripple. The harmonic index k is set to one, which yields
a matching of the fundamental components of the Fourier series.
Figure 6.12 shows the ripple component of the inductor current in each of
the phases for a dc-dc buck converter. It is operating at a switching frequency
of 100 kHz and duty ratios ofD1 = 0.6, D2 = 0.7 andD3 = 0.8 as an example.
Figure 6.13 shows the frequency content of each inductor current ripple
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Figure 6.12: Ripple component of the inductor currents in the different
phases (fsw = 100 kHz).
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Figure 6.13: Fourier coefficients of the current ripple components.
component. The values are displayed at multiples of the fundamental fre-
quency k · fsw for k = 0 to k = 10.
θ11, θ21 and θ31 have been obtained by performing the outlined calcula-
tion steps. The parameters and results are displayed in Fig. 6.5. The an-
gles φ01, φ02 and φ03, by which the fundamental harmonic components need
to be shifted, can now easily be obtained. The results are as displayed in
Fig. 6.12. Shown in Fig. 6.14 (top) are the fundamental harmonic compo-
nents (f = fsw = 100 kHz) of the triangular ripple waveforms, while Fig. 6.14
(bottom) displays the sum of all three fundamentals (isum1(t)).
It can be seen that the sum of all three fundamental components is zero.
This is also shown in Fig. 6.15, where the fundamental harmonic component
in the frequency domain (at k = 1) is zero. Therefore, the filter requirements
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Figure 6.14: Fundamental component of the ripple currents displayed in
Fig. 6.12, and sum of the fundamental components.
at the output are relaxed and the filter cutoff frequency can be increased. As
illustrated in Fig. 6.15 (top), the cancellation of the fundamental component
also yields a significant reduction of the ripple magnitude. To show the
performance of the proposed technique, the sum of the phase currents is also
displayed for an even phase shift (φ01 = 0
◦, φ02 = 120◦, φ03 = 240◦) (blue
waveforms) under the same operating conditions.
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Figure 6.15: Top - Added ripple components in the time domain.
Bottom - Added ripple components in the frequency domain.
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CHAPTER 7
VERIFICATION OF THE PROPOSED
CONTROL TECHNIQUE
To verify the performance of the proposed ripple cancellation method, sim-
ulations are carried out. Furthermore, the hardware implementation of a
multiphase dc-dc buck converter as presented in Chapter 4 is used to obtain
experimental results.
7.1 Simulation Results
To evaluate the performance of the proposed ripple cancellation method,
simulations in MATLAB and LTspice were carried out. The buck converter
topology shown in Fig. 3.2 has been used as a sample implementation. By
calculating the current ripple magnitudes for this topology and inserting into
Eqs. (6.19b) and (6.19c), the desired phase angles can be obtained, which are
nonlinearly dependent on Vin,n and Dn. For direct comparison, the converter
has also been simulated using identical parameters but with a conventional
120◦ phase-shift. The phase angles are dependent on six variables (for N = 3)
that may be completely independent or dependent on each other based on
the specific application. In the given application of distributed MPPT for
example, Vin,n and Dn are related by the I-V curves of the sub-modules as dis-
cussed in Chapter 2. However, the voltages at the MPPs, which are equal to
the converter input voltages, can be considered to be approximately constant
over a certain range of operating conditions [45] (see Chapter 2). Therefore,
for the simulation with results displayed in Fig. 7.1, the input voltages have
been chosen equally as Vin,1 = Vin,2 = Vin,3 = 12 V.
The effective improvement depends on the specific point of operation for
each converter, and the more the calculated phase angles deviate from the
conventional case (φ01 = 0
◦, φ02 = 120◦, φ03 = 240◦), the higher the improve-
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Figure 7.1: Improvement in ripple cancellation for VIN1 = VIN2 = VIN3 = 12
V and D1 = 0.9, D2 and D3 variable.
ment. The relative decrease in current ripple achieved with the proposed
technique has been calculated in percent as∣∣∣∣∆isum −∆isum,sym∆isum,sym
∣∣∣∣ · 100% (7.1)
where ∆isum,sym is the overall current ripple magnitude for the case with
conventional (symmetric) phase-shift. Figure 7.1 shows the improvement as
a surface plot, where D1 has been fixed at 0.9 (running one converter at a
high duty cycle is typical for MPPT applications) while D2 and D3 are varied.
For this specific case, on average, a 25% lower output current ripple can
be achieved compared to a conventional phase-shift implementation. Clearly,
the relative improvement is zero at symmetric operating points (D1 = D2 =
D3).
Moreover, the topology shown in Fig. 3.2 has been implemented in LTspice
to verify the proposed technique in a circuit simulator while taking output
capacitor effects into account. The simulation used the circuit parameters
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Figure 7.2: Simulation of the converter output current with conventional
and proposed phase-shifting technique.
CIN,n = 40 µF, COUT,n = 30 µF, Ln = 4.7 µH and a switching frequency of
100 kHz. The simulation has been carried out using asymmetric operating
conditions with input voltages V1 = 14 V, V2 = 12 V, and V3 = 10 V and
duty cycles D1 = 0.6, D2 = 0.7, and D3 = 0.8, which corresponds to the
phasor diagram shown in Fig. 6.5. The results illustrate the performance of
the proposed technique for a case with different input voltages. The output
current waveforms are displayed in Fig. 7.2. The conventional phase-shifting
technique yields a load-current ripple of 35 mA, whereas the proposed tech-
nique reduced the ripple to 20 mA. Therefore, the relative improvement is
43% (calculated by Eq. (7.1)) for this operating point.
7.2 Experimental Results
A hardware implementation presented in Chapter 4 has been used for the ex-
perimental verification. The converters were connected as shown in Fig. 3.2.
To implement the phase-shift, the three PSCs were started at different times
using the internal timer of the MC. The desired uneven phase angles can
either be calculated online or taken from a precalculated lookup table.
Figure 7.3 shows the phase currents as well as the load-current, measured
with the converters of the experimental prototype at the operating conditions
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V1 = 14 V, V2 = 12 V, and V3 = 10 V and duty cycles D1 = 0.6, D2 = 0.7,
and D3 = 0.8 (see phasor diagram shown in Fig. 6.5). The common out-
put current has been chosen to be 5 A. An even phase-shift with φ01 = 0
◦,
φ02 = 120
◦, and φ03 = 240◦ has been applied, which yields an output current
ripple of 220 mA.
Shown in Fig. 7.4 is the measurement with the same topology and same
operating conditions, but with the proposed uneven phase-shifting technique
applied. The phase angles are now φ01 = 0
◦, φ02 = 138.4◦, and φ03 = 185.3◦,
yielding an output current ripple of 60 mA. This corresponds to a relative
improvement of 73% (calculated by Eq. (7.1)).
To analyze the frequency content of the output ripple waveforms, a fast
Fourier transform (FFT) was performed using the mathematical tool set of
the oscilloscope. The FFT is carried out using a Hanning window, as it
effectively reduces spectral leakage and provides good frequency resolution
and amplitude accuracy. The results are shown in Fig. 7.5 for an even phase-
shift and in Fig. 7.6 for the proposed phase-shifting technique. It can be seen
that the fundamental ripple component is attenuated by 14.8 dB when using
the proposed method.
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Figure 7.3: Measured phase currents and load current of the experimental
prototype in series connection with even phase-shift.
Figure 7.4: Measured phase currents and load current of the experimental
prototype in series connection with proposed phase-shift and reduced
output current ripple.
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Figure 7.5: Spectrum of the output current with even phase-shift.
Figure 7.6: Spectrum of the output current with proposed phase-shift.
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7.3 Conclusions
An analytical derivation of a control strategy that enables interleaved oper-
ation and improved ripple cancellation for multiphase converters with non-
uniform duty cycles has been presented. Through simulations and experi-
mental results, we have illustrated the improved performance of the proposed
method compared to conventional ripple cancellation methods. The calcula-
tion of uneven phase angles based on the Fourier space representation of the
current ripple goes beyond the previous works in the field [55], [56], [52], [53].
The application of the proposed technique to multiphase converters with dif-
ferent input voltages, running at uneven duty cycles, extends the scope of
[46] to the general case.
7.4 Future Work
7.4.1 Phase Shifting for N > 3
For the case of more than three phases, a sorting algorithm has been pre-
sented that relates this case back to the case where N = 3. This is based
on the intention of minimizing a single harmonic component of the ripple
(usually k = 1). For N = 3 it is only possible to cancel a single harmonic
component under asymmetric operating conditions. Nevertheless, it should
be investigated, whether it is possible to cancel two different harmonics with
a phase count of N = 6, three different harmonics with a phase count of
N = 9, and so on. In the outlined application of sub-module MPPT, the
implementation of such a control would require communication between con-
verters of different solar panels. For other applications with a central control
for all converter-phases, it can easily be implemented.
7.4.2 Analysis of the Computational Efforts for Different
Methods of Implementation
Calculating the required uneven phase-shift angles during MC operation re-
quires the highest computational power or time and little memory. Con-
trarily, an implementation using a lookup-table with values that have been
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calculated beforehand requires low computational effort but uses more mem-
ory. A analysis should be carried out to determine the actual requirements in
terms of computational power and memory. This will make it easier to select
the most suitable solution based on the available hardware and application.
85
CHAPTER 8
EXPERIMENTAL CHARACTERIZATION
8.1 Experimental Setup
The efficiency of the proposed symmetrical dc-dc buck converter topology is
measured using the setup shown in Fig. 8.1. The dc power supply and the
electronic load are controlled by a computer via GPIB bus. To manipulate
the duty ratio, a RS-232 communication between the microcontroller of the
converter and the computer is established. Input and output power is mea-
sured by using two digital multimeters, that measure voltage and current
separately at each terminal. The measurements are triggered simultaneously
and the obtained values are sent to the computer via GPIB. Measurements
and communication are controlled by a Python script (see Appendix C).
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Figure 8.1: Setup to measure the efficiency of the designed converter.
8.2 Experimental Results
All efficiency measurements include control and gate-driving losses in addi-
tion to the power stage losses.
Figure 8.2 shows the efficiency plotted over the output voltage at different
output currents. The input voltage has been fixed to 10 V. The achieved
peak efficiency for these operating conditions is 96.5%.
Figure 8.3 shows the same data for an input voltage of 12 V. The achieved
peak efficiency for these operating conditions is 96.0%.
To obtain the results displayed in Fig. 8.4, an input voltage of 15 V has
been chosen. The achieved peak efficiency is 95.0%.
The input voltages have been selected to match the typical range that
is observed for the output voltage of a sub-module. Lower output voltages
occur when a sub-module is shaded. The string current is affected by the
insulation of the PV system.
To compare the actual losses in the circuit with the calculations shown in
Chapter 4, the loss distribution at the operating point Vin = 10 V, D=0.9,
Iout = 5 A is analyzed further. The control losses are constant over a wide
range of operating points. The typical microcontroller power consumption
has been determined to be 0.11 W. The gate-driver supply losses were found
to increase as a higher input voltage is applied. Table 8.1 shows the different
loss types and their numerical values. Figure 8.5 outlines the contribution of
87
0 1 2 3 4 5 6 7 8 9 10
60
65
70
75
80
85
90
95
100
Vin = 10 V
Output Voltage [V]
Ef
fic
ie
nc
y 
[%
]
 
 
Iout = 1 A
Iout = 2 A
Iout = 3 A
Iout = 4 A
Iout = 5 A
Figure 8.2: Converter efficiency over output voltage at different output
currents. The input voltage has been fixed to 10 V.
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Figure 8.3: Converter efficiency over output voltage at different output
currents. The input voltage has been fixed to 12 V.
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Figure 8.4: Converter efficiency over output voltage at different output
currents. The input voltage has been fixed to 15 V.
the individual loss types to the total loss in a pie chart. It can be seen that
the majority of the overall loss is caused by switching and package losses.
Possible improvements are discussed in the next section.
To evaluate the MPPT performance of the circuit, laboratory experiments
using a solar emulator as described in [57] have been carried out. The output
characteristics of a solar panel are realistically emulated by replacing the
photo-current source (irradiation) with a laboratory power supply that is
operated in constant current mode. The MPP algorithm was implemented
with a duty cycle step-size of 1%, which allows for fast tracking and good
steady-state accuracy under practical conditions. For the initial sweep the
step-size is increased to 5% to allow for fast estimation of the MPP region.
The microcontroller used in this project offers a 12 bit PWM resolution which
allows to significantly reduce the step-size if desired. To increase the precision
of the output voltage measurements, 64 ADC samples were averaged per
measurement (oversampling [58]). Table 8.2 shows the MPPT parameters.
A Solar Power SPI-020M-9.5 panel with a nominal output power of 20 W
was used for the experiment. The external current source of the solar emu-
lator was set to 2.5 A, which corresponds to the short circuit current of the
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Table 8.1: Loss distribution
Input voltage 10 V
Duty ratio 0.9
Output current 5 A
Efficiency 95.81%
Input power 44.73 W
Output power 42.86 W
Total losses 1.87 W
Control loss 113 mW
Gate-driver supply loss 77 mW
Power stage conduction losses 91 mW (calculated)
Inductor DCR loss 46 mW (calculated)
Inductor core loss 2 mW (calculated)
Switching losses 1.541 W (calculated)
Loss distribution 
Microcontroller
Gate-Driver Supply Loss
Power Stage Conduction
Losses
Inductor DCR Loss
Inductor Core Loss
Switching Losses
Figure 8.5: Contribution of the individual loss types to the overall loss.
Table 8.2: MPPT parameters
Duty cycle step-size 1%
ADC resolution 10 bit
Samples per measurement 64
Initial sweep step-size 5%
Minimum duty cycle 5%
Maximum duty cycle 99%
90
0 2 4 6 8 10 12 14
0
1
2
3
Solar Power SPI−020M−9.5 PV Panel Current over Voltage
Voltage [V]
Cu
rre
nt
 [A
]
0 2 4 6 8 10 12 14
0
10
20
Solar Power SPI−020M−9.5 PV Panel Power over Voltage
Voltage [V]
Po
w
er
 [W
]
Figure 8.6: I-V and P-V curves of the testpanel.
panel. The measured I-V and P-V curves of the panel at these operating
conditions are shown in Fig. 8.6.
The MPP tracker was connected to the panel, while input voltage and
input current were measured separately. Figure 8.7 shows the output power of
the panel (input power of the converter) over time. The MPPT operation was
intentionally slowed down by introducing delays into the control code to show
the different steps of operation. The initial sweep to find the approximate
location of the MPP is clearly visible in the beginning. After arriving at the
MPP (steady state), the power varies slightly around its maximum value,
which is due to the inherent oscillation of the employed perturb and observe
algorithm.
The tracking efficiency, which is given by
ηMPPT =
PMPP
PMPP,tracked
(8.1)
has been calculated. Here, PMPP denotes the actual MPP power of the panel
(as obtained from the P-V curve), while PMPP,tracked is the power extracted
by the MPP tracker. For the given measurement, a tracking efficiency of
98.6% was calculated. The efficiency can be increased by increasing the
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Figure 8.7: Panel output power over time with connected MPP tracker.
PWM resolution as well as the precision of the output voltage measurements
(averaging over more samples).
8.3 Conclusions
In the previous chapters, the implementation and control of a sub-module
level MPPT circuit, using three dc-dc buck converters, has been presented.
The usage of a single microcontroller for all power stages reduces redundancy
and thereby increases power efficiency. Moreover, it facilitates automatic
bypass mode detection and size reduction, such that the circuit can be placed
in the junction box of a regular solar panel without the need for a separate
enclosure that would increase system cost.
8.4 Future Work
The central control of three power-stages in per sub-module MPPT goes
beyond the scope of most previous works in the field. Nevertheless, there are
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areas with potential for optimization.
8.4.1 Power Stage Optimization
Despite the optimization of the power stages for the typically high duty
ratios during MPPT operation, the converter efficiency is low in comparison
to other works [14], [15]. This is likely due to the discrete implementation
of the power stage, which results in increased PCB and switching losses in
comparison to an integrated solution. Therefore, a redesign of the circuit
using an integrated power stage, such as a DrMOS device, is recommended.
This would help to increase efficiency, simplify the board layout, and further
reduce cost and size.
8.4.2 Field Measurements
To verify the performance of the proposed distributed sub-module MPPT
circuit under real-life conditions, a comparative performance analysis should
be carried out in the field. A solar panel, connected to a microinverter which
feeds the produced energy into the grid, would provide an easy to imple-
ment test setup. The connection of the solar panel to the inverter can be
done directly in the conventional way as shown in Fig. 8.8, and with the
proposed MPP trackers in between as shown in Fig. 8.9. The MPPT circuits
are connected in series at their outputs and the bypass diodes, as shown in
the conventional case, can be removed. The measurement will evaluate the
interaction between the local MPPT algorithm running for each dc-dc con-
verter and the global MPPT algorithm, that is run by the microinverter.
The power delivered through the dc-bus can be monitored by sampling the
voltage and current as shown in Fig. 8.8 and Fig. 8.9. Integration over time
yields the corresponding energy generation. To compare the conventional
topology with bypass diodes to the topology with the sub-module MPPT,
periodic switching between the setups should be implemented. This allows
the use of the same solar panel and microinverter in both cases, and thereby
effectively eliminates errors that may be caused by differences in the mea-
surement setup. Such differences could result from manufacturing variations
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Figure 8.8: Measurement setup to determine the energy yield of a solar
panel directly connected to a microinverter.
between two solar panels or microinverters, as well as slight deviations in
irradiation between panels in the measurement setup.
8.4.3 Bypass Mode Detection for Multiple Panels
When the sub-modules of a panel operate without mismatch but conditions
at different panels are unequal, it is necessary to run the three converters
within a panel at the same duty ratios without bypassing. It needs to be
evaluated how the automatic bypass mode detection can be implemented
under these conditions.
A straightforward option would be to establish communication between
all converters in the string, to transmit information about the MPPs of all
sub-modules. Only if the entire string is operating at the same MPP can
all converters be bypassed without lowering the output power. Otherwise,
bypass mode should be entered for all sub-modules operating at the equal
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Figure 8.9: Measurement setup to determine the energy yield of a solar
panel connected to a microinverter with intermediate sub-module MPPT.
MPP with the highest Impp. The inverter will then adjust the string current
to this value of Impp, allowing sub-modules at lower Impp to operate at their
individual MPPs though the dc-dc converters. A drawback of this approach
is that using conventional communication methods will increase system cost
and decrease efficiency.
Therefore, it should be evaluated if an algorithm without communication
can be implemented. A first approach can be to monitor the change in
string current, after the bypass mode for a whole panel has been activated.
To detect bypass conditions for all converters within the same panel, the
control described in Section 4.3 can be applied. Shortly after bypassing
the converters, it can generally not be assumed that Istring = Impp of the
corresponding panel. It is necessary to wait for the global MPPT algorithm to
adjust Istring at its next operating cycle. If Istring = Impp after the adjustment,
the converters of this panel can remain bypassed. If not, there exists a panel
in the string that operates at a different MPP and the converters need to
resume normal MPPT operation. The decision whether Istring = Impp or not
cannot be made directly, as there is no local current sensing. Nevertheless,
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it can easily be checked if Vmpp before bypassing and after the readjustment
of the string current remains the same.
8.4.4 Communication
For control, diagnosis and to obtain field measurement data, it is desirable
to communicate between converters. The communication should be imple-
mented without reducing the system efficiency or increasing system cost.
Wireless communication methods have comparably high energy demand and
require additional hardware components, which will increase system cost.
Conventional wired communication (e.g. I2C) requires additional signal lines
that may be difficult to implement and impose additional cost. Consequently,
wired communication using the exiting power-lines is preferred. Research has
been done for using the common input voltage bus of multiple converters to
transmit information between them [59], [60], [61], [62]. However, this is not
applicable to the system presented in this work, as converters are supplied
by individual sources rather than a common bus. Instead, the outputs of all
converters are connected in series. A communication signal can be modu-
lated onto the output bus by using amplitude, phase or frequency modula-
tion. Amplitude modulation requires increasing the ripple magnitude, which
introduces additional losses. The phase of the output current of each con-
verter is usually fixed by interleaved operation (see Chapter 6). Modulating
the switching frequency can easily be performed by controlling the PSCs ac-
cordingly. For reliable communication via the output bus, its transmission
characteristics should be investigated further. A neighbor-to-neighbor com-
munication can be sufficient for signal transmission at low communication
speeds.
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APPENDIX A
SCHEMATIC DRAWING, PCB LAYOUT,
AND COMPONENT LISTINGS FOR THE
SUB-MODULE MPPT
A.1 Schematic Drawing
To improve visibility, the schematic drawing of the converter is split into
functional units that are shown separately.
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Figure A.1: Schematic drawing of the microcontroller with peripheral
circuits.
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Figure A.2: Schematic drawing of the first converter.
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Figure A.3: Schematic drawing of the second converter including level
shifting circuits.
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Figure A.4: Schematic drawing of the third converter including level
shifting circuits.
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A.2 PCB Layout
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Figure A.5: PCB layout top view including connectors.
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Figure A.7: Top silkscreen for all three converters.
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Figure A.8: Bottom silkscreen for all three converters.
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Figure A.9: Top-layer copper for all three converters.
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Figure A.10: PCB middle layer 1.
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Figure A.11: PCB middle layer 2.
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Figure A.12: Bottom-layer copper for all three converters.
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A.3 Component Listings
The following pages contain the component listings for each converter within
the three converter system separately. Furthermore, the listings are divided
up into components that are placed on the top-side of the PCB and compo-
nents that are placed on the bottom-side.
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APPENDIX B
MICROCONTROLLER C CODE FOR THE
SUB-MODULE MPPT
1
2
3 // *****************************************
4 // MPPT microcontroller code
5 // Marcel Schuck 2013
6 // *****************************************
7
8 #define F_CPU 8000000 UL // 8MHz
9 #define UART_BAUD_RATE 38400 // Set baud rate
10 #define F_PLL 32000000 // PLL frequency 32MHz
11
12 // *****************************************
13 // Setup switching frequency
14 // *****************************************
15 #define F_SW 100000 // Switching frequency 100kHz
16
17 #define PERIOD_TICKS (int)(F_CPU/F_SW)
18
19 #define ZERO_PSC1 19974 // Timer offset to start PSC1
- value has to be adjusted experimentally
20 #define ZERO_PSC2 39956 // Timer offset to start PSC2
- value has to be adjusted experimentally
21
22 /* _____ I N C L U D E S _________________ */
23 #include <stdlib.h>
24 #include <stdbool.h>
25 #include <avr/io.h>
26 #include <avr/interrupt.h>
27 #include <util/delay.h>
28 #include <avr/pgmspace.h>
29
30 #include "compiler.h"
31 #include "mcu.h"
32 #include "pll_drv.h"
33 #include "uart.h"
34 #include "adc.h"
35
116
36 #define RESETB (int)(F_PLL/F_SW) // typecast!
37
38 // PSC minimal dead -time
39 #define SETA 0
40
41 // PSC 0
42 int reset0a = 160;
43 int set0b = 161;
44
45 // PSC 1
46 int reset1a = 160;
47 int set1b = 161;
48 int shift2;
49
50 // PSC 2
51 int reset2a = 160;
52 int set2b = 161;
53 int shift3;
54
55 bool clk_out; // activate/deactivate output of clk
signal
56 bool bypassed = 0; // bypass mode status
57
58 // Variables for serial communication
59 unsigned int length = 100;
60 char Input[length ];
61 unsigned int count;
62 unsigned int c;
63
64 /*F****************************************
65 * NAME: Set Duty cycle 1
66 ***************************************** */
67 void Set_D1 (int D1)
68 {
69 reset0a = (int)(( float)D1 /100* RESETB);
70 set0b = reset0a + 1;
71
72 // Write to power stage
73 OCR0RAH = HIGH(reset0a);
74 OCR0RAL = LOW(reset0a);
75 OCR0SBH = HIGH(set0b);
76 OCR0SBL = LOW(set0b);
77 OCR0RBH = HIGH(RESETB);
78 }
79
80
81 /*F****************************************
117
82 * NAME: PSC0 Init
83 ***************************************** */
84 void PSC0_Init (void)
85 {
86 PSOC0 = (1<<POEN0A)|(1<<POEN0B);
87 OCR0SAH = HIGH(SETA);
88 OCR0SAL = LOW(SETA);
89 OCR0RAH = HIGH(reset0a);
90 OCR0RAL = LOW(reset0a);
91 OCR0SBH = HIGH(set0b);
92 OCR0SBL = LOW(set0b);
93 OCR0RBH = HIGH(RESETB);
94 OCR0RBL = LOW(RESETB);
95 PCNF0 = (0<<PMODE01)|(1<< PCLKSEL0)|(1<<POP0);
96 }
97
98 void PSC0_Run (void)
99 {
100 PCTL0 = (1<<PRUN0); /* RUN !! */
101 }
102
103 void PSC0_Stop (void)
104 {
105 PCTL0 = (0<<PRUN0); /* Stop !! */
106 }
107
108
109 /*F****************************************
110 * NAME: Set Duty cycle 2
111 ***************************************** */
112 void Set_D2 (int D2)
113 {
114 reset1a = (int)(( float)D2 /100* RESETB);
115 set1b = reset1a + 1;
116
117 // Write to power stage
118 OCR1RAH = HIGH(reset1a);
119 OCR1RAL = LOW(reset1a);
120 OCR1SBH = HIGH(set1b);
121 OCR1SBL = LOW(set1b);
122 OCR1RBH = HIGH(RESETB);
123
124 /*F*****************************************
125 * NAME: Phase shift 2
126 ****************************************** */
127 void Phaseshift_2 (int Angle2)
128 {
118
129 shift2 = (int)(( float)Angle2 /360* PERIOD_TICKS);
130
131 // Write to registers
132 OCR1AH = HIGH(ZERO_PSC1+shift2);
133 OCR1AL = LOW(ZERO_PSC1+shift2);
134 }
135
136
137 /*F*****************************************
138 * NAME: PSC1 Init
139 ****************************************** */
140 void PSC1_Init (void)
141 {
142 PSOC1 = (1<<POEN1A)|(1<<POEN1B);
143 OCR1SAH = HIGH(SETA);
144 OCR1SAL = LOW(SETA);
145 OCR1RAH = HIGH(reset1a);
146 OCR1RAL = LOW(reset1a);
147 OCR1SBH = HIGH(set1b);
148 OCR1SBL = LOW(set1b);
149 OCR1RBH = HIGH(RESETB);
150 OCR1RBL = LOW(RESETB);
151 PCNF1 = (0<<PMODE11)|(1<< PCLKSEL0)|(1<<POP1); /*
on PLL */
152 PFRC1A = 0;
153 PFRC1B = 0;
154 }
155
156 void PSC1_Run (void)
157 {
158 PCTL1 = (1<<PRUN1); /* RUN !! */
159 }
160
161 void PSC1_Stop (void)
162 {
163 PCTL1 = (0<<PRUN1); /* Stop !! */
164 }
165
166
167 /*F******************************************
168 * NAME: Set Duty cycle 3
169 ******************************************* */
170 void Set_D3 (int D3)
171 {
172 reset2a = (int)(( float)D3 /100* RESETB);
173 set2b = reset2a + 1;
174
119
175 // Write to power stage
176 OCR2RAH = HIGH(reset2a);
177 OCR2RAL = LOW(reset2a);
178 OCR2SBH = HIGH(set2b);
179 OCR2SBL = LOW(set2b);
180 OCR2RBH = HIGH(RESETB);
181 }
182
183
184 /*F******************************************
185 * NAME: Phase shift 3
186 ******************************************* */
187 void Phaseshift_3 (int Angle3)
188 {
189 shift3 = (int)(( float)Angle3 /360* PERIOD_TICKS);
190
191 // Write to registers
192 OCR1BH = HIGH(ZERO_PSC2+shift3);
193 OCR1BL = LOW(ZERO_PSC2+shift3);
194 }
195
196
197 /*F******************************************
198 * NAME: PSC2 Init
199 ******************************************* */
200 void PSC2_Init (void)
201 {
202 PSOC2 = (1<<POEN2A)|(1<<POEN2B);
203 OCR2SAH = HIGH(SETA);
204 OCR2SAL = LOW(SETA);
205 OCR2RAH = HIGH(reset2a);
206 OCR2RAL = LOW(reset2a);
207 OCR2SBH = HIGH(set2b);
208 OCR2SBL = LOW(set2b);
209 OCR2RBH = HIGH(RESETB);
210 OCR2RBL = LOW(RESETB);
211 PCNF2 = (0<<PMODE21)|(1<< PCLKSEL0)|(1<<POP2);
212 PFRC2A = 0;
213 PFRC2B = 0;
214 }
215
216 void PSC2_Run (void)
217 {
218 PCTL2 = (1<<PRUN2);
219 }
220
221 void PSC2_Stop (void)
120
222 {
223 PCTL2 = (0<<PRUN2);
224 }
225
226
227 /*F******************************************
228 * NAME: Functions to control bypass mode
229 ******************************************* */
230
231 void Bypass_On (void)
232 {
233 PSC0_Stop ();
234 PSC1_Stop ();
235 PSC2_Stop ();
236 _delay_us (5);
237
238 clk_out = 1;
239 bypassed = 1;
240 }
241
242 void Bypass_Off (void)
243 {
244 clk_out = 0;
245 PORTD &= ~(1<<PD2);
246 PORTC &= ~(1<<PC2);
247 PORTB &= ~(1<<PB3);
248
249 // Output discharge pulse
250 PINC = (1<<PC1);
251 PINC = (1<<PC3);
252 PINB = (1<<PB4);
253
254 _delay_us (2);
255
256 PINC = (1<<PC1);
257 PINC = (1<<PC3);
258 PINB = (1<<PB4);
259
260 _delay_us (5);
261
262 // Start normal power stage operation again
263 PSC0_Run ();
264 PSC1_Run ();
265 PSC2_Run ();
266
267 bypassed = 0;
268 }
121
269
270
271 /*F********************************************
272 * NAME: Functions to perform initial coarse sweep
273 ********************************************* */
274
275 unsigned int d1 = 1;
276 unsigned int dpeak1 = d1;
277 unsigned int vout_old1 = 0;
278 unsigned int vout1 = 0;
279
280 void Sweep1 (void)
281 {
282 while (d1 < 100)
283 {
284 Set_D1(d1);
285 vout1 = adcRead(ADC_CH_ADC2);
286 while (adcIsBusy ());
287
288 if (vout1 >= vout_old1)
289 {
290 vout_old1 = vout1;
291 dpeak1 = d1;
292 }
293 d1 = d1 + 5;
294 }
295 Set_D1(dpeak1);
296 }
297
298
299 unsigned int d2 = 1;
300 unsigned int dpeak2 = d2;
301 unsigned int vout_old2 = 0;
302 unsigned int vout2 = 0;
303
304 void Sweep2 (void)
305 {
306 while (d2 < 100)
307 {
308 Set_D2(d2);
309 vout2 = adcRead(ADC_CH_ADC8);
310 while (adcIsBusy ());
311
312 if (vout2 >= vout_old2)
313 {
314 vout_old2 = vout2;
315 dpeak2 = d2;
122
316 }
317 d2 = d2 + 5;
318 }
319 Set_D2(dpeak2);
320 }
321
322
323 unsigned int d3 = 1;
324 unsigned int dpeak3 = d3;
325 unsigned int vout_old3 = 0;
326 unsigned int vout3 = 0;
327
328 void Sweep3 (void)
329 {
330 while (d3 < 100)
331 {
332 Set_D3(d3);
333 vout3 = adcRead(ADC_CH_ADC6);
334 while (adcIsBusy ());
335
336 if (vout3 >= vout_old3)
337 {
338 vout_old3 = vout3;
339 dpeak3 = d3;
340 }
341 d3 = d3 + 5;
342 }
343 Set_D3(dpeak3);
344 }
345
346
347 /*F**********************************************
348 * NAME: MPPT functions
349 *********************************************** */
350
351 signed char dir1 = 1;
352
353 void MPP_Tracking1 (void)
354 {
355 vout1 = adcRead(ADC_CH_ADC2);
356 while (adcIsBusy ());
357
358 if (vout1 <= vout_old1)
359 {
360 dir1 = -dir1; // Perturb in other direction
361 }
362 vout_old1 = vout1;
123
363 d1 = d1 + dir1;
364 Set_D1(d1);
365 }
366
367
368 signed char dir2 = 1;
369
370 void MPP_Tracking2 (void)
371 {
372 vout1 = adcRead(ADC_CH_ADC8);
373 while (adcIsBusy ());
374
375 if (vout2 <= vout_old2)
376 {
377 dir2 = -dir2; // Perturb in other direction
378 }
379 vout_old2 = vout2;
380 d2 = d2 + dir2;
381 Set_D2(d2);
382 }
383
384
385 signed char dir3 = 1;
386
387 void MPP_Tracking3 (void)
388 {
389 vout1 = adcRead(ADC_CH_ADC6);
390 while (adcIsBusy ());
391
392 if (vout3 <= vout_old3)
393 {
394 dir3 = -dir3; // Perturb in other direction
395 }
396 vout_old3 = vout3;
397 d3 = d3 + dir3;
398 Set_D3(d3);
399 }
400
401
402 /*F***********************************************
403 * NAME: ISR Routines
404 ************************************************ */
405
406 ISR(TIMER0_COMP_A_vect)
407 {
408 if (clk_out == 1)
409 {
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410 PIND = (1<<PD2); // Toggle pin D2
411 PINC = (1<<PC2); // Toggle pin C2
412 PINB = (1<<PB3); // Toggle pin B3
413
414 }
415 }
416
417
418 ISR(TIMER1_COMPA_vect , ISR_NAKED)
419 {
420 PSC1_Run (); // Start PSC1
421 reti();
422 }
423
424
425 ISR(TIMER1_COMPB_vect , ISR_NAKED)
426 {
427 PSC2_Run (); // Start PSC2
428 reti();
429 }
430
431
432 ISR(TIMER1_OVF_vect , ISR_NAKED)
433 {
434 TCCR1B &= ~(1<<CS10); // Remove clock signal -
STOP Timer0
435 reti();
436 }
437
438
439 /*F*************************************************
440 * NAME: main
441 ************************************************** */
442 int main (void)
443 {
444 // Configure comparator
445 AC1CON |= ((1<<AC1EN) | (1<<AC1IE) | (1<<AC1IS1) |
(1<<AC1IS0) | (1<<AC1M2) | (0<<AC1M1) | (1<<
AC1M0));
446
447 // Configure DAC
448 DACON |= ((0<<DAATE) | (1<<DALA) | (1<<DAOE) |
(1<<DAEN));
449
450 // Define outputs for bypass mode operation
451 DDRC |= (1<<PORTC1); // Discharge signal output 1
452 DDRC |= (1<<PORTC3); // Discharge signal output 2
125
453 DDRB |= (1<<PORTC4); // Discharge signal output 3
454
455 DDRD |= (1<<PORTD2); // Set PD2 as output for clk
456 DDRC |= (1<<PORTC2); // Set PC2 as output for clk
457 DDRB |= (1<<PORTB3); // Set PB3 as output for clk
458
459 // Initialize UART
460 uart_init( UART_BAUD_SELECT(UART_BAUD_RATE ,F_CPU)
);
461
462 // Setup ADC
463 adcInit (00, 10);
464 adcStart(ADC_CH_ADC2);
465 adcStart(ADC_CH_ADC6);
466 adcStart(ADC_CH_ADC8);
467
468 // For accuracy of timing in starting the other
power stages , D1 ,D2 , and D3 must
469 // be defined in advance to NOT interfere with
interrupt action.
470 // ***********************************************
471 // Set duty cycle D1 here
472 // ***********************************************
473 Set_D1 (50);
474
475 // ***********************************************
476 // Set duty cycle D2 here
477 // ***********************************************
478 Set_D2 (50);
479
480 // ***********************************************
481 // Set duty cycle D3 here
482 // ***********************************************
483 Set_D3 (50);
484
485
486 // ***********************************************
487 // Set phase -shift of converter 2 in degree here
488 // ***********************************************
489 Phaseshift_2 (120);
490
491 // ***********************************************
492 // Set phase -shift of converter 3 in degree here
493 // ***********************************************
494 Phaseshift_3 (240);
495
496 Start_pll_32_mega ();
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497 Wait_pll_ready ();
498 PSC0_Init ();
499 PSC1_Init ();
500 PSC2_Init ();
501
502 TIMSK1 |= ((1<<OCIE1A) | (1<<OCIE1B) | (1<<TOIE1))
; // Enable Interrupts
503
504 // Setup Timer0 for generation of clk signal for
bypass circuits
505 TCCR0A |= (1<<WGM01); // Set mode of operation to
Clear Timer on Compare Match (CTC)
506 OCR0A = 39; // Output compare match , equals a 100
kHz output at f_CPU = 8Mhz
507 TIMSK0 |= (1<<OCIE0A); // Enable compare match A
interrupt
508
509 // Enable Interrupts globally
510 sei();
511
512 TCCR1B |= (1<<CS10); // Clock IO without prescaler
- START Timer1
513
514 PSC0_Run (); // Start PSC0
515 // Other PSCs are started in interrupt routines
516
517 _delay_ms (20); // wait until power stages are
running
518
519 // Perform initial coarse sweep to find the region
of the
520 // MPPs for each sub -module.
521 Sweep1 ();
522 Sweep2 ();
523 Sweep3 ();
524
525 for (;;)
526 {
527 // Receive data from Python script
528 // Receiving is based on interrupts and a
ringbuffer.
529 // Here , the data is read out of the
ringbuffer.
530 c = uart_getc ();
531
532 // Skip if no data has been received
127
533 if ( !(c & UART_NO_DATA) ) // there is new
data
534 {
535 count = 0;
536
537 while ( (char) c != ’\r’ ) // until return
538 {
539 if (count < length && !(c &
UART_NO_DATA) )
540 {
541 Input[count ++] = (char) c;
542 }
543 c = uart_getc ();
544 }
545 Input[count] = ’\0’;
546
547 // Set same duty ratios to power stages
548 Set_D1(atoi(Input));
549 PSC0_Init ();
550 PSC0_Run ();
551
552 Set_D2(atoi(Input));
553 PSC1_Init ();
554 PSC1_Run ();
555
556 Set_D3(atoi(Input));
557 PSC2_Init ();
558 PSC2_Run ();
559
560 uart_puts( " Received: \"" ); // Return input
561 uart_puts( Input );
562 uart_puts( "\"" );
563 }
564
565
566 // Perform MPP tracking
567 MPP_Tracking1 ();
568 MPP_Tracking2 ();
569 MPP_Tracking3 ()
570
571 // Check for bypass conditions
572 // If all three duty ratios are within a
certain range to each other ...
573 if (d2 <= d1+2 && d2 >= d1 -2 && d3 <= d1+2 &&
d3 >= d1 -2)
574 {
575 // ... activate bypass mode
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576 Bypass_On ();
577
578 while (bypassed == 1)
579 {
580 // Sample output voltages continuously
581 vout1 = adcRead(ADC_CH_ADC6);
582 while (adcIsBusy ());
583 vout2 = adcRead(ADC_CH_ADC8);
584 while (adcIsBusy ());
585 vout3 = adcRead(ADC_CH_ADC6);
586 while (adcIsBusy ());
587
588 // If all three output voltages are
not within a certain range to each
other ...
589 if ( !( vout2 <= vout1 +10 && vout2 >=
vout1 -10 && vout3 <= vout1 +10 &&
vout3 >= vout1 -10) )
590 {
591 // ... deactivate bypass mode
592 Bypass_Off ();
593 }
594 }
595 }
596 }
597 }
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APPENDIX C
PYTHON CONTROL CODE FOR THE
EFFICIENCY MEASUREMENT SETUP
1
2 #!/bin/env python
3
4 #=====================================================
5 # Python script for efficiency measurements with fixed
6 # input voltage , variable current ,
7 # and variable duty ratio.
8 # Communication with converter via serial port.
9 #
10 # Robert Pilawa -Podgurski , Marcel Schuck
11 #=====================================================
12
13 # Set input voltage for given measurement
14 input_voltage = 10.0
15
16 # List of all output current measurement points
17 output_currents = np.arange(0, 6, 1)
18
19 # List of all duty ratios
20 duty_ratios = np.arange (0.1, 1, 0.1)
21
22 #=====================================================
23 # IMPORTS
24 #=====================================================
25 import sys
26 import time
27 import datetime
28 from array import array
29 from pilawa_instruments import *
30 import os
31 import glob
32 import numpy as np
33 import serial
34
35 #=====================================================
36 # MAIN PROGRAM
37 #=====================================================
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38
39 delimiter=’, ’
40 t=time.strftime(’%Y%m%d’)
41 current_directory=os.curdir
42 print "Current directory: %s" % current_directory
43 foldername=current_directory + "/data/" + t
44 print foldername
45 if not os.path.exists(foldername):
46 os.makedirs(foldername)
47
48
49 # Initialize serial communication to the converter
50 ser = serial.Serial(port=’/dev/ttyS0’, baudrate =38400)
51 # Initialize GPIB adapter , Prologix GPIB -USB
controller
52 gpib = prologix_serial(port="/dev/ttyUSB0", baud
=115200 , debug=False , timeout =5)
53 # Initialize electronic load , HP6060B
54 eload = prologix_6060b(prologix=gpib , addr=11, mode="
VOLT", rang="20", debug=False)
55 # Initialize power supply , HP 6632A
56 power_supply_1=prologix_6632a(prologix=gpib , addr=5,
debug=False)
57
58 # Meter for input voltage , Agilent 34410A
59 meter1 = prologix_34401a(prologix=gpib , addr=12, mode=
"VOLT", maxrange="25", nplc="2", debug=False)
60 # Meter for input current , Agilent 34410A using
Agilent 34330A shunt resistor with 1mV/A
61 meter2 = prologix_34401a(prologix=gpib , addr=13, mode=
"VOLT", maxrange="1", nplc="2", debug=False)
62 # Meter for output voltage , Agilent 34410A
63 meter3 = prologix_34401a(prologix=gpib , addr=14, mode=
"VOLT", maxrange="25", nplc="2", debug=False)
64 # Meter for output current , Agilent 34410A using
Agilent 34330A shunt resistor with 1mV/A
65 meter4 = prologix_34401a(prologix=gpib , addr=15, mode=
"VOLT", maxrange="1", nplc="2", debug=False)
66
67 meterList = [meter1 , meter2 , meter3 , meter4]
68 meter_addrList =[12 ,13 ,14 ,15]
69
70 # Scale voltage readings through shunt resistors
71 scaleList = [1 ,1000 ,1 ,1000]
72
73 # Setup power supply
74 power_supply_1.setVoltage(input_voltage)
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75 time.sleep (0.2)
76 power_supply_1.setCurrent (5)
77 time.sleep (0.2)
78 power_supply_1.activate ()
79 time.sleep (0.2)
80
81 # Setup electronic load
82 eload.setMode("CURR")
83 eload.setSlew (2000000)
84 eload.setValue (0.00)
85 time.sleep (0.2)
86
87 header_string =("Iref","D","Vin", "Iin", "Vout", "Iout"
,"Pin","Pout","Efficiency")
88
89 t2=time.strftime(’%H%M%S’)
90 filename= "efficiency_input_voltage_ %.0fV_" % (
input_voltage) + t2
91 f=open(foldername + "/" + filename ,"w")
92 timestamp = time.strftime(’%Y%m%d%H%M%S’)
93 f.write(delimiter.join(header_string))
94 f.write(’\n’)
95
96 # Take measurements for all values in the predefined
output current list
97 for current in output_currents:
98 eload.setValue(current)
99 time.sleep (1)
100 # Take measurements for all values in the
predefined duty ratio list
101 for ratio in duty_ratios:
102 # Set converter duty ratio
103 ser.write(str(ratio *100)+’\r’)
104 time.sleep (2)
105 for x in meterList:
106 x.waitForTrigger ()
107 time.sleep (0.2)
108 print ("current: %s" % current)
109 print ("duty ratio: %s" % ratio)
110
111 # Trigger all meters at the same time
112 gpib.trigger_devices(meter_addrList)
113
114 meterdata = []
115 for meter ,scale in zip(meterList , scaleList):
116 data = meter.readData ()
117 try:
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118 scaled_value=float(data)*scale
119 except:
120 caled_value =0
121 meterdata.append(scaled_value)
122 # Calculate input power
123 pin = meterdata [0]* meterdata [1]
124 # Calculate output power
125 pout = meterdata [2]* meterdata [3]
126 print("%s %s %s %s" %( meterdata [0],
meterdata [1], meterdata [2], meterdata [3]))
127 try:
128 # Calculate efficiency
129 eff = pout/pin
130 except:
131 eff = 0
132 if eff >1: eff=1
133 if eff <0: eff=0
134 print "Output current: %s, Duty Ratio: %s, Pin
: %.5f, Pout: %.5f, Eff: %.5f" % (current ,
ratio , pin , pout , eff)
135 f.write("%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s\n"
% (str(current), delimiter , str(ratio),
delimiter , str(meterdata [0]), delimiter ,
str(meterdata [1]), delimiter , str(meterdata
[2]), delimiter , str(meterdata [3]),
delimiter , str(pin),delimiter , str(pout),
delimiter , str(eff)))
136
137 f.close ()
138
139 # Deactivate power suppy and electronic load
140 eload.setMode("CURR")
141 eload.setValue (0.00)
142 power_supply_1.deactivate ()
143 time.sleep (1)
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APPENDIX D
MATLAB CODE FOR THE DERIVED
CURRENT RIPPLE CANCELLATION
TECHNIQUE
1
2 %%% Calculation of phase angles and detailed
visualization of the
3 %%% proposed ripple cancellation technique using
uneven phase -angles
4 %%% Marcel Schuck 2013
5
6 close all;
7 clear;
8 clc;
9
10 grey = [0.6 ,0.6 ,0.6];
11
12 %%% Inputs
13
14 %%% Define input voltages
15 V_IN1 =14;
16 V_IN2 =12;
17 V_IN3 =10;
18
19 %%% Common average output current [A]
20 I_out_avg = 0;
21
22 %%% Inductor value [H]
23 L = 4.7e-6;
24
25 %%% Define duty cycles
26 D_1 =0.6;
27 D_2 =0.7;
28 D_3 =0.8;
29
30 f_sw = 100000;
31 omega = 2*pi*f_sw;
32
33 T_sw = 1/f_sw;
34 t = [0: T_sw /1000:5* T_sw];
35
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36 Delta_i1 = (V_IN1/L)*(D_1 -(D_1)^2)*T_sw;
37 Delta_i2 = (V_IN2/L)*(D_2 -(D_2)^2)*T_sw;
38 Delta_i3 = (V_IN3/L)*(D_3 -(D_3)^2)*T_sw;
39
40 D_ref = (D_1 + D_2 + D_3) / 3;
41 % Average current ripple for reference system
42 Delta_iref = (Delta_i1+Delta_i2+Delta_i3)/3;
43
44 a_10_ref = I_out_avg;
45
46 a_10 = I_out_avg;
47 a_20 = I_out_avg;
48 a_30 = I_out_avg;
49
50 f_1 = a_10; % Fourier series cartesian form
51 g_1 = a_10;
52
53 f_2 = a_20; % Fourier series cartesian form
54 g_2 = a_20;
55
56 f_3 = a_30; % Fourier series cartesian form
57 g_3 = a_30;
58
59 %%% Coefficient number
60 k = 1;
61
62 %%% Reference system
63 a_k_ref = 0.5* Delta_iref /((pi*k)^2) * ( (1/ D_ref +
1/(1- D_ref)) * (cos (2*pi*k*D_ref) - 1) );
64 b_k_ref = 0.5* Delta_iref /((pi*k)^2) * (1/ D_ref + 1/(1-
D_ref)) * sin(2*pi*k*D_ref);
65 A_k_ref = sqrt(a_k_ref ^2 + b_k_ref ^2);
66 phi_k_ref = atan2(b_k_ref , a_k_ref);
67 % phi_k = 2*atan(b_1k/(A_1k+a_1k))
68 if(phi_k_ref < 0)
69 phi_k_ref = phi_k_ref + 2*pi;
70 end
71
72
73 %%% Phase 1
74 a_1k = 0.5* Delta_i1 /((pi*k)^2) * ( (1/ D_1 + 1/(1-D_1))
* (cos(2*pi*k*D_1) - 1) );
75 b_1k = 0.5* Delta_i1 /((pi*k)^2) * (1/ D_1 + 1/(1-D_1)) *
sin (2*pi*k*D_1);
76 A_1k = sqrt(a_1k^2 + b_1k ^2);
77 phi_1k = atan2(b_1k , a_1k);
78 % phi_1k = 2*atan(b_1k/(A_1k+a_1k))
135
79 if(phi_1k < 0)
80 phi_1k = phi_1k + 2*pi;
81 end
82
83 %%% Phase 2
84 a_2k = 0.5* Delta_i2 /((pi*k)^2) * ( (1/ D_2 + 1/(1-D_2))
* (cos(2*pi*k*D_2) - 1) );
85 b_2k = 0.5* Delta_i2 /((pi*k)^2) * (1/ D_2 + 1/(1-D_2)) *
sin (2*pi*k*D_2);
86 A_2k = sqrt(a_2k^2 + b_2k ^2);
87 phi_2k = atan2(b_2k , a_2k);
88 % phi_2k = 2*atan(b_2k/(A_2k+a_2k))
89 if(phi_2k < 0)
90 phi_2k = phi_2k + 2*pi;
91 end
92
93 %%% Phase 3
94 a_3k = 0.5* Delta_i3 /((pi*k)^2) * ( (1/ D_3 + 1/(1-D_3))
* (cos(2*pi*k*D_3) - 1) );
95 b_3k = 0.5* Delta_i3 /((pi*k)^2) * (1/ D_3 + 1/(1-D_3)) *
sin (2*pi*k*D_3);
96 A_3k = sqrt(a_3k^2 + b_3k ^2);
97 % phi_3k = atan2(b_3k , a_3k)
98 phi_3k = 2*atan(b_3k/(A_3k+a_3k));
99 if(phi_3k < 0)
100 phi_3k = phi_3k + 2*pi;
101 end
102
103 %{
104 %%% Calculate angles
105 Phi_01 = -phi_1k/k;
106 Phi_02 = 1/k*( acos (0.5*( A_3k^2-A_2k^2-A_1k ^2)/(A_1k*
A_2k)) - phi_2k );
107 Phi_03 = 1/k*( 2*pi - acos (0.5*( A_2k^2-A_1k^2-A_3k ^2)
/(A_1k*A_3k)) - phi_3k );
108 %}
109
110 Phi_01 = -phi_1k/k;
111 Phi_02 = 1/k*( acos( 1/2 * (( Delta_i3 ^2/( D_3 ^2*(1- D_3)
^2))*sin(pi*k*D_3)^2 - (Delta_i2 ^2/( D_2^2*(1 -D_2)
^2))*sin(pi*k*D_2)^2 - (Delta_i1 ^2/( D_1^2*(1 -D_1)
^2))*sin(pi*k*D_1)^2) / ((( Delta_i1 /(D_1*(1-D_1)))*
sin(pi*k*D_1))*(( Delta_i2 /(D_2*(1-D_2)))*sin(pi*k*
D_2))) ) - phi_2k );
112 Phi_03 = 1/k*( 2*pi - acos( 1/2 * (( Delta_i2 ^2/( D_2
^2*(1 -D_2)^2))*sin(pi*k*D_2)^2 - (Delta_i1 ^2/( D_1
^2*(1 -D_1)^2))*sin(pi*k*D_1)^2 - (Delta_i3 ^2/( D_3
136
^2*(1 -D_3)^2))*sin(pi*k*D_3)^2) / ((( Delta_i1 /(D_1
*(1-D_1)))*sin(pi*k*D_1))*(( Delta_i3 /(D_3*(1-D_3)))
*sin(pi*k*D_3))) ) - phi_3k );
113
114 %%% Rotate entire system if desired
115 Phi_01_old = 0;
116 Phi_01 = Phi_01 - Phi_01_old;
117 Phi_02 = Phi_02 - Phi_01_old;
118 Phi_03 = Phi_03 - Phi_01_old;
119
120 Theta_1 = phi_1k + k*Phi_01;
121 Theta_2 = phi_2k + k*Phi_02;
122 Theta_3 = phi_3k + k*Phi_03;
123
124 %%% Even phase angles for reference
125 % Theta_1 = 0;
126 % Theta_2 = 2/3*pi;
127 % Theta_3 = 4/3*pi;
128
129 Theta_1_deg = radtodeg(Theta_1)
130 Theta_2_deg = radtodeg(Theta_2)
131 Theta_3_deg = radtodeg(Theta_3)
132
133 %%% Define complex phasors
134 Phase1k=A_1k*exp(i*Theta_1);
135 Phase2k=A_2k*exp(i*Theta_2);
136 Phase3k=A_3k*exp(i*Theta_3);
137
138 Phi_01_deg = radtodeg(Phi_01)
139 Phi_02_deg = radtodeg(Phi_02)
140 Phi_03_deg = radtodeg(Phi_03)
141
142 %%% Define complex numbers for reference system
143 Phase1k_ref=A_k_ref*exp(i*(0 - Phi_01_old));
144 Phase2k_ref=A_k_ref*exp(i*((2/3)*pi - Phi_01_old));
145 Phase3k_ref=A_k_ref*exp(i*((4/3)*pi - Phi_01_old));
146
147 %%% Plot corresponding arrows in complex plane
148
149 figure(’Color ’, ’w’)
150 set(gcf , ’PaperUnits ’, ’centimeters ’);
151 set(gcf , ’PaperSize ’, [15 15]);
152
153 axis([-6 10 -6 6],’equal’)
154 set(gca ,’FontSize ’,14,’FontWeight ’,’Bold’,’LineWidth ’
,2,’xlim’, [-2,3], ’ylim’, [-2,2],’position ’ ,[0.12
0.13 0.85 0.85]);
137
155 [hx,hy] = format_ticks(gca ,{’$-2$’,’$-1$’,’$0$’,’$1$’,
’$2$’,’$3$’},{’$-2$’, ’$-1$’,’$0$’,’$1$’,’$2$’
},[-2, -1, 0, 1, 2, 3],[-2, -1, 0, 1, 2],0,0,[],[],
’FontSize ’,14,’FontWeight ’,’Bold’);
156 h = xlabel(’Real Part’,’Interpreter ’,’latex ’);
157 pos = get(h,’pos’); % Read position [x y z]
158 set(h,’pos’ ,[0 -2.4])
159 h = ylabel(’Imaginary Part’,’Interpreter ’,’latex ’);
160 pos = get(h,’pos’); % Read position [x y z]
161 set(h,’pos’ ,[-2.5 0])
162 grid on;
163 hold on;
164
165 %%% Plot actual system
166 handlevector (2) = arrow ([0 0],[real(Phase1k) imag(
Phase1k)],’Width’ ,2.5,’EdgeColor ’,’b’,’FaceColor ’,’
b’);
167 handlevector (3) = arrow ([0 0],[real(Phase2k) imag(
Phase2k)],’Width’ ,2.5,’EdgeColor ’,’g’,’FaceColor ’,’
g’);
168 handlevector (4) = arrow ([0 0],[real(Phase3k) imag(
Phase3k)],’Width’ ,2.5,’EdgeColor ’,’r’,’FaceColor ’,’
r’);
169 handlevector (5) = arrow ([0 0],[real(Phase1k+Phase2k+
Phase3k) imag(Phase1k+Phase2k+Phase3k)],’Width’
,2.5,’EdgeColor ’,’k’,’FaceColor ’,’k’);
170
171 %%% Plot symmetric reference system
172 plot ([0 real(Phase1k_ref)], [0 imag(Phase1k_ref)],’
LineWidth ’,2,’Color ’,grey);
173 plot ([0 real(Phase2k_ref)], [0 imag(Phase2k_ref)],’
LineWidth ’,2,’Color ’,grey);
174 plot ([0 real(Phase3k_ref)], [0 imag(Phase3k_ref)],’
LineWidth ’,2,’Color ’,grey);
175
176 real_sum = real(Phase1k) + real(Phase2k) + real(
Phase3k)
177 imaginary_sum = imag(Phase1k) + imag(Phase2k) + imag(
Phase3k)
178
179
180 %%% Plot inductor ripple component without average
value
181
182
183 %%% Currents with asymmetric phase shift
184 I_1 = (Delta_i1 /2)*sawtooth (2*pi*f_sw*t-Phi_01 ,D_1);
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185 I_2 = (Delta_i2 /2)*sawtooth (2*pi*f_sw*t-Phi_02 ,D_2);
186 I_3 = (Delta_i3 /2)*sawtooth (2*pi*f_sw*t-Phi_03 ,D_3);
187
188 I_sum = I_1 + I_2 + I_3;
189
190 Delta_I_sum = max(I_sum)-min(I_sum)
191
192 %%% Currents with even phase shift
193 I_1_even = (Delta_i1 /2)*sawtooth (2*pi*f_sw*t-0,D_1);
194 I_2_even = (Delta_i2 /2)*sawtooth (2*pi*f_sw*t -(2/3)*pi,
D_2);
195 I_3_even = (Delta_i3 /2)*sawtooth (2*pi*f_sw*t -(4/3)*pi,
D_3);
196
197 I_sum_even = I_1_even + I_2_even + I_3_even;
198
199 Delta_I_sum_even = max(I_sum_even)-min(I_sum_even)
200
201 figure(’Color ’, ’w’,’units’,’centimeter ’,’position ’ ,[0
0 17 15])
202
203 p1 = subplot (3,1,1)
204 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0,4* T_sw
], ’ylim’, [-4,4]);
205 grid on;
206 hold on;
207 handlevector (1) = plot(t,I_1 ,’b’,’LineWidth ’ ,2);
208 [hx,hy] = format_ticks(gca ,{’$0$’,’$1 \times 10^{ -5}$’
,’$2 \times 10^{ -5}$’,’$3 \times 10^{ -5}$’,’$4 \
times 10^{ -5}$’},{’$-4$’,’$-2$’,’$0$’,’$2$’,’$4$’
},[0, 1e-5, 2e-5, 3e-5, 4e-5],[-4, -2, 0, 2,
4],0,0,[],[],’FontSize ’,14,’FontWeight ’,’Bold’);
209 h = ylabel(’$i_1(t)$ / A’,’Interpreter ’,’latex ’,’
FontSize ’,14,’FontWeight ’,’Bold’);
210 pos = get(h,’pos’); % Read position [x y z]
211 set(h,’pos’ ,[-0.3e-5 0])
212 h_legend=legend(handlevector (1) ,{’$\Delta i_ {1}=3.58$
A, $D_ {1}=0.6 ,\ phi_ {01}=0^\ circ$’}, ’Interpreter ’,
’latex ’);
213 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
214
215 p2 = subplot (3,1,2)
216 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0,4* T_sw
], ’ylim’, [-4,4]);
217 grid on;
218 hold on;
219 handlevector (2) = plot(t,I_2 ,’g’,’LineWidth ’ ,2);
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220 [hx,hy] = format_ticks(gca ,{’$0$’,’$1 \times 10^{ -5}$’
,’$2 \times 10^{ -5}$’,’$3 \times 10^{ -5}$’,’$4 \
times 10^{ -5}$’},{’$-4$’,’$-2$’,’$0$’,’$2$’,’$4$’
},[0, 1e-5, 2e-5, 3e-5, 4e-5],[-4, -2, 0, 2,
4],0,0,[],[],’FontSize ’,14,’FontWeight ’,’Bold’);
221 h = ylabel(’$i_2(t)$ / A’,’Interpreter ’,’latex ’,’
FontSize ’,14,’FontWeight ’,’Bold’);
222 pos = get(h,’pos’); % Read position [x y z]
223 set(h,’pos’ ,[-0.3e-5 0])
224 h_legend=legend(handlevector (2) ,{’$\Delta i_ {2}=2.68$
A, $D_ {2}=0.7 ,\ phi_ {02}=138.4^\ circ$’}, ’
Interpreter ’, ’latex ’);
225 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
226
227 p3 = subplot (3,1,3)
228 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0,4* T_sw
], ’ylim’, [-4,4]);
229 grid on;
230 hold on;
231 handlevector (3) = plot(t,I_3 ,’r’,’LineWidth ’ ,2);
232 [hx,hy] = format_ticks(gca ,{’$0$’,’$1 \times 10^{ -5}$’
,’$2 \times 10^{ -5}$’,’$3 \times 10^{ -5}$’,’$4 \
times 10^{ -5}$’},{’$-4$’,’$-2$’,’$0$’,’$2$’,’$4$’
},[0, 1e-5, 2e-5, 3e-5, 4e-5],[-4, -2, 0, 2,
4],0,0,[],[],’FontSize ’,14,’FontWeight ’,’Bold’);
233 h = xlabel(’Time / s’,’Interpreter ’,’latex ’,’FontSize ’
,14,’FontWeight ’,’Bold’);
234 pos = get(h,’pos’); % Read position [x y z]
235 set(h,’pos’ ,[2e-5 -5.5])
236 h = ylabel(’$i_3(t)$ / A’,’Interpreter ’,’latex ’,’
FontSize ’,14,’FontWeight ’,’Bold’);
237 pos = get(h,’pos’); % Read position [x y z]
238 set(h,’pos’ ,[-0.3e-5 0])
239 h_legend=legend(handlevector (3) ,{’$\Delta i_ {3}=1.70$
A, $D_ {3}=0.8 ,\ phi_ {03}=185.3^\ circ$’}, ’
Interpreter ’, ’latex ’);
240 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
241
242
243 %%% Plot fundamental component of ripple waveform
244
245 f_1 = f_1 + a_1k*cos(k*omega*t-k*Phi_01) + b_1k*sin(k*
omega*t-k*Phi_01);
246 g_1 = g_1 + A_1k*cos(k*omega*t-k*Phi_01 -phi_1k);
247
248 f_2 = f_2 + a_2k*cos(k*omega*t-k*Phi_02) + b_2k*sin(k*
omega*t-k*Phi_02);
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249 g_2 = g_2 + A_2k*cos(k*omega*t-k*Phi_02 -phi_2k);
250
251 f_3 = f_3 + a_3k*cos(k*omega*t-k*Phi_03) + b_3k*sin(k*
omega*t-k*Phi_03);
252 g_3 = g_3 + A_3k*cos(k*omega*t-k*Phi_03 -phi_3k);
253
254
255 figure(’Color ’, ’w’,’units’,’centimeter ’,’position ’ ,[0
0 17 20])
256
257 p1 = subplot (4,1,1)
258 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0,4* T_sw
], ’ylim’, [-4,4]);
259 grid on;
260 hold on;
261 handlevector (1) = plot(t,g_1 ,’b’,’LineWidth ’ ,2);
262 [hx,hy] = format_ticks(gca ,{’$0$’,’$1 \times 10^{ -5}$’
,’$2 \times 10^{ -5}$’,’$3 \times 10^{ -5}$’,’$4 \
times 10^{ -5}$’},{’$-4$’,’$-2$’,’$0$’,’$2$’,’$4$’
},[0, 1e-5, 2e-5, 3e-5, 4e-5],[-4, -2, 0, 2,
4],0,0,[],[],’FontSize ’,14,’FontWeight ’,’Bold’);
263 h = ylabel(’$i_ {11}(t)$ / A’,’Interpreter ’,’latex ’,’
FontSize ’,14,’FontWeight ’,’Bold’);
264 pos = get(h,’pos’); % Read position [x y z]
265 set(h,’pos’ ,[-0.4e-5 0])
266 % h_legend=legend(handlevector (1) ,{’$\Delta i_ {1}=3.58
$ A, $D_ {1}=0.6 ,\ phi_ {01}=0^\ circ$ ’}, ’Interpreter
’, ’latex ’);
267 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
268
269 p2 = subplot (4,1,2)
270 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0,4* T_sw
], ’ylim’, [-4,4]);
271 grid on;
272 hold on;
273 handlevector (2) = plot(t,g_2 ,’g’,’LineWidth ’ ,2);
274 [hx,hy] = format_ticks(gca ,{’$0$’,’$1 \times 10^{ -5}$’
,’$2 \times 10^{ -5}$’,’$3 \times 10^{ -5}$’,’$4 \
times 10^{ -5}$’},{’$-4$’,’$-2$’,’$0$’,’$2$’,’$4$’
},[0, 1e-5, 2e-5, 3e-5, 4e-5],[-4, -2, 0, 2,
4],0,0,[],[],’FontSize ’,14,’FontWeight ’,’Bold’);
275 h = ylabel(’$i_ {21}(t)$ / A’,’Interpreter ’,’latex ’,’
FontSize ’,14,’FontWeight ’,’Bold’);
276 pos = get(h,’pos’); % Read position [x y z]
277 set(h,’pos’ ,[-0.4e-5 0])
278 % h_legend=legend(handlevector (2) ,{’$\Delta i_ {2}=2.68
$ A, $D_ {2}=0.7 ,\ phi_ {02}=156.4^\ circ$ ’}, ’
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Interpreter ’, ’latex ’);
279 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
280
281 p3 = subplot (4,1,3)
282 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0,4* T_sw
], ’ylim’, [-4,4]);
283 grid on;
284 hold on;
285 handlevector (3) = plot(t,g_3 ,’r’,’LineWidth ’ ,2);
286 [hx,hy] = format_ticks(gca ,{’$0$’,’$1 \times 10^{ -5}$’
,’$2 \times 10^{ -5}$’,’$3 \times 10^{ -5}$’,’$4 \
times 10^{ -5}$’},{’$-4$’,’$-2$’,’$0$’,’$2$’,’$4$’
},[0, 1e-5, 2e-5, 3e-5, 4e-5],[-4, -2, 0, 2,
4],0,0,[],[],’FontSize ’,14,’FontWeight ’,’Bold’);
287 h = ylabel(’$i_ {31}(t)$ / A’,’Interpreter ’,’latex ’,’
FontSize ’,14,’FontWeight ’,’Bold’);
288 pos = get(h,’pos’); % Read position [x y z]
289 set(h,’pos’ ,[-0.4e-5 0])
290 % h_legend=legend(handlevector (3) ,{’$\Delta i_ {3}=1.70
$ A, $D_ {3}=0.8 ,\ phi_ {03}=221.3^\ circ$ ’}, ’
Interpreter ’, ’latex ’);
291 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
292
293 p4 = subplot (4,1,4)
294 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0,4* T_sw
], ’ylim’, [ -0.5 ,0.5]);
295 grid on;
296 hold on;
297 handlevector (3) = plot(t,(g_1+g_2+g_3),’k’,’LineWidth ’
,2);
298 [hx,hy] = format_ticks(gca ,{’$0$’,’$1 \times 10^{ -5}$’
,’$2 \times 10^{ -5}$’,’$3 \times 10^{ -5}$’,’$4 \
times 10^{ -5}$’},{’$-0.5$’,’$0$’,’$0.5$’},[0, 1e-5,
2e-5, 3e-5, 4e-5],[-0.5, 0, 0.5],0,0,[],[],’
FontSize ’,14,’FontWeight ’,’Bold’);
299 h = xlabel(’Time / s’,’Interpreter ’,’latex ’,’FontSize ’
,14,’FontWeight ’,’Bold’);
300 pos = get(h,’pos’); % Read position [x y z]
301 set(h,’pos’ ,[2e-5 -0.75])
302 h = ylabel(’$i_{\ mathrm{sum }1}(t)$ / A’,’Interpreter ’,
’latex ’,’FontSize ’,14,’FontWeight ’,’Bold’);
303 pos = get(h,’pos’); % Read position [x y z]
304 set(h,’pos’ ,[-0.4e-5 0])
305 % h_legend=legend(handlevector (3) ,{’$\Delta i_ {3}=1.70
$ A, $D_ {3}=0.8 ,\ phi_ {03}=221.3^\ circ$ ’}, ’
Interpreter ’, ’latex ’);
306 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
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307
308 set(p1 ,’Position ’ ,[.12 .82 .82 .17])
309 set(p2 ,’Position ’ ,[.12 .57 .82 .17])
310 set(p3 ,’Position ’ ,[.12 .32 .82 .17])
311 set(p4 ,’Position ’ ,[.12 .08 .82 .17])
312
313 hold off
314
315 %%% Reinitialize
316 a_10 = I_out_avg;
317 a_20 = I_out_avg;
318 a_30 = I_out_avg;
319
320 f_1 = a_10; % Fourier series cartesian form
321 g_1 = a_10;
322
323 f_2 = a_20; % Fourier series cartesian form
324 g_2 = a_20;
325
326 f_3 = a_30; % Fourier series cartesian form
327 g_3 = a_30;
328
329 sum = a_10 + a_20 + a_30;
330 sum_sym = a_10 + a_20 + a_30;
331
332
333 %%% Plot spectrum of each ripple waveform
334
335 figure (10);
336 set(10,’Color’, ’w’,’units’,’centimeter ’,’position ’ ,[0
0 17 15])
337
338 p1 = subplot (3,1,1)
339 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0, 10],
’ylim’, [0, 3]);
340 grid on;
341 hold on;
342 plot(0,0,’o’,’MarkerEdgeColor ’,’b’,’MarkerFaceColor ’,’
b’,’MarkerSize ’ ,5)
343 [hx,hy] = format_ticks(gca ,{’$0$’,’$1$’,’$2$’,’$3$’,’
$4$’,’$5$’,’$6$’,’$7$’,’$8$’,’$9$’,’$10$’},{’$0$’,’
$1$’,’$2$’,’$3$’},[0, 1, 2, 3, 4, 5, 6, 7, 8, 9,
10],[0, 1, 2, 3],0,0,[0.1],[],’FontSize ’,14,’
FontWeight ’,’Bold’);
344 h = ylabel(’$A_{1k}$’,’Interpreter ’,’latex ’,’FontSize ’
,14,’FontWeight ’,’Bold’);
345 pos = get(h,’pos’); % Read position [x y z]
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346 set(h,’pos’ ,[-0.75 1.5])
347
348 p2 = subplot (3,1,2)
349 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0, 20],
’ylim’, [0, 3]);
350 grid on;
351 hold on;
352 plot(0,0,’o’,’MarkerEdgeColor ’,’g’,’MarkerFaceColor ’,’
g’,’MarkerSize ’ ,5)
353 [hx,hy] = format_ticks(gca ,{’$0$’,’$1$’,’$2$’,’$3$’,’
$4$’,’$5$’,’$6$’,’$7$’,’$8$’,’$9$’,’$10$’,’$11$’,’
$12$’,’$13$’,’$14$’,’$15$’,’$16$’,’$17$’,’$18$’,’
$19$’,’$20$’},{’$0$’,’$1$’,’$2$’,’$3$’},[0, 1, 2,
3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
17, 18, 19, 20],[0, 1, 2, 3],0,0,[0.1],[],’FontSize
’,14,’FontWeight ’,’Bold’);
354 h = ylabel(’$A_{2k}$’,’Interpreter ’,’latex ’,’FontSize ’
,14,’FontWeight ’,’Bold’);
355 pos = get(h,’pos’); % Read position [x y z]
356 set(h,’pos’ ,[-0.75 1.5])
357
358
359 p3 = subplot (3,1,3)
360 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0, 20],
’ylim’, [0, 3]);
361 grid on;
362 hold on;
363 plot(0,0,’o’,’MarkerEdgeColor ’,’r’,’MarkerFaceColor ’,’
r’,’MarkerSize ’ ,5)
364 [hx,hy] = format_ticks(gca ,{’$0$’,’$1$’,’$2$’,’$3$’,’
$4$’,’$5$’,’$6$’,’$7$’,’$8$’,’$9$’,’$10$’,’$11$’,’
$12$’,’$13$’,’$14$’,’$15$’,’$16$’,’$17$’,’$18$’,’
$19$’,’$20$’},{’$0$’,’$1$’,’$2$’,’$3$’},[0, 1, 2,
3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
17, 18, 19, 20],[0, 1, 2, 3],0,0,[0.1],[],’FontSize
’,14,’FontWeight ’,’Bold’);
365 h = xlabel(’$k$’,’Interpreter ’,’latex ’,’FontSize ’,14,’
FontWeight ’,’Bold’);
366 pos = get(h,’pos’); % Read position [x y z]
367 set(h,’pos’ ,[5 -0.85])
368 h = ylabel(’$A_{3k}$’,’Interpreter ’,’latex ’,’FontSize ’
,14,’FontWeight ’,’Bold’);
369 pos = get(h,’pos’); % Read position [x y z]
370 set(h,’pos’ ,[-0.75 1.5])
371
372
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373 %%% Plot summed ripple waveform and spectrum of summed
ripple waveform
374
375 figure (11);
376 set(11,’Color’, ’w’,’units’,’centimeter ’,’position ’ ,[0
0 17 15])
377
378 p4 = subplot (2,1,1)
379 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0,4* T_sw
], ’ylim’, [-2,3]);
380 grid on;
381 hold on;
382 handlevector (1) = plot(t,I_sum_even ,’r’,’LineWidth ’,2,
’LineStyle ’,’--’);
383 handlevector (2) = plot(t,I_sum ,’k’,’LineWidth ’ ,2);
384 [hx,hy] = format_ticks(gca ,{’$0$’,’$1 \times 10^{ -5}$’
,’$2 \times 10^{ -5}$’,’$3 \times 10^{ -5}$’,’$4 \
times 10^{ -5}$’},{’$-2$’,’$-1$’,’$0$’,’$1$’,’$2$’,’
$3$’},[0, 1e-5, 2e-5, 3e-5, 4e-5],[-2, -1, 0, 1, 2,
3],0,0,[0.05],[],’FontSize ’,14,’FontWeight ’,’Bold’
);
385 h = xlabel(’Time / s’,’Interpreter ’,’latex ’,’FontSize ’
,14,’FontWeight ’,’Bold’);
386 pos = get(h,’pos’); % Read position [x y z]
387 set(h,’pos’ ,[2e-5 -3])
388 h = ylabel(’$i_{\ mathrm{sum}}(t)$ / A’,’Interpreter ’,’
latex’,’FontSize ’,14,’FontWeight ’,’Bold’);
389 pos = get(h,’pos’); % Read position [x y z]
390 set(h,’pos’ ,[-0.3e-5 0.5])
391 h_legend=legend(handlevector ([1 2]) ,{’Sum of ripple
components with even phase -shift $\Delta i_{\
mathrm{sum}} = 3.80$ A’,’Sum of ripple components
with proposed phase -shift $\Delta i_{\ mathrm{sum}}
= 2.38$ A’}, ’Interpreter ’, ’latex ’);
392 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
393
394 p5 = subplot (2,1,2)
395 set(gca ,’FontSize ’,10,’LineWidth ’,2, ’xlim’, [0, 20],
’ylim’, [0, 1.5]);
396 grid on;
397 hold on;
398 handlevector (1) = plot(0,0,’s’,’MarkerEdgeColor ’,’r’,’
MarkerFaceColor ’,’r’,’MarkerSize ’ ,6);
399 handlevector (2) = plot(0,0,’o’,’MarkerEdgeColor ’,’k’,’
MarkerFaceColor ’,’k’,’MarkerSize ’ ,6);
400 [hx,hy] = format_ticks(gca ,{’$0$’,’$1$’,’$2$’,’$3$’,’
$4$’,’$5$’,’$6$’,’$7$’,’$8$’,’$9$’,’$10$’,’$11$’,’
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$12$’,’$13$’,’$14$’,’$15$’,’$16$’,’$17$’,’$18$’,’
$19$’,’$20$’},{’$0$’,’$0.5$’,’$1$’,’$1.5$’},[0, 1,
2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
17, 18, 19, 20],[0, 0.5, 1, 1.5] ,0 ,0 ,[0.05] ,[] ,’
FontSize ’,14,’FontWeight ’,’Bold’);
401 h = xlabel(’$k$’,’Interpreter ’,’latex ’,’FontSize ’,14,’
FontWeight ’,’Bold’);
402 pos = get(h,’pos’); % Read position [x y z]
403 set(h,’pos’ ,[5 -0.3])
404 h = ylabel(’$A_{\ mathrm{sum}k}$’,’Interpreter ’,’latex ’
,’FontSize ’,14,’FontWeight ’,’Bold’);
405 pos = get(h,’pos’); % Read position [x y z]
406 set(h,’pos’ ,[-0.9 0.75])
407 h_legend=legend(handlevector ([1 2]) ,{’Sum of ripple
components with even phase -shift ’,’Sum of ripple
components with proposed phase -shift ’}, ’
Interpreter ’, ’latex ’);
408 set(h_legend ,’FontSize ’,12,’FontWeight ’,’Bold’);
409
410
411 for k = 1:20
412
413 %%% Phase 1
414 a_1k = 0.5* Delta_i1 /((pi*k)^2) * ( (1/ D_1 + 1/(1-
D_1)) * (cos(2*pi*k*D_1) - 1) );
415 b_1k = 0.5* Delta_i1 /((pi*k)^2) * (1/ D_1 + 1/(1-D_1
)) * sin(2*pi*k*D_1);
416 A_1k = sqrt(a_1k^2 + b_1k ^2);
417 phi_1k = atan2(b_1k , a_1k);
418 % phi_2k = 2*atan(b_2k/(A_2k+a_2k))
419 if(phi_1k < 0)
420 phi_1k = phi_1k + 2*pi;
421 end
422
423
424 %%% Phase 2
425 a_2k = 0.5* Delta_i2 /((pi*k)^2) * ( (1/ D_2 + 1/(1-
D_2)) * (cos(2*pi*k*D_2) - 1) );
426 b_2k = 0.5* Delta_i2 /((pi*k)^2) * (1/ D_2 + 1/(1-D_2
)) * sin(2*pi*k*D_2);
427 A_2k = sqrt(a_2k^2 + b_2k ^2);
428 phi_2k = atan2(b_2k , a_2k);
429 % phi_2k = 2*atan(b_2k/(A_2k+a_2k))
430 if(phi_2k < 0)
431 phi_2k = phi_2k + 2*pi;
432 end
433
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434
435 %%% Phase 3
436 a_3k = 0.5* Delta_i3 /((pi*k)^2) * ( (1/ D_3 + 1/(1-
D_3)) * (cos(2*pi*k*D_3) - 1) );
437 b_3k = 0.5* Delta_i3 /((pi*k)^2) * (1/ D_3 + 1/(1-D_3
)) * sin(2*pi*k*D_3);
438 A_3k = sqrt(a_3k^2 + b_3k ^2);
439 phi_3k = atan2(b_3k , a_3k);
440 % phi_3k = 2*atan(b_3k/(A_3k+a_3k))
441 if(phi_3k < 0)
442 phi_3k = phi_3k + 2*pi;
443 end
444
445
446 Theta_1k = phi_1k + k*Phi_01;
447 Theta_2k = phi_2k + k*Phi_02;
448 Theta_3k = phi_3k + k*Phi_03;
449
450 %%% Define complex phasors
451 Phase1k = A_1k*exp(i*Theta_1k);
452 Phase2k = A_2k*exp(i*Theta_2k);
453 Phase3k = A_3k*exp(i*Theta_3k);
454
455 PhaseSumk = Phase1k + Phase2k + Phase3k;
456
457 phi_Sumk = atan2(imag(PhaseSumk), real(PhaseSumk))
;
458 if(phi_Sumk < 0)
459 phi_Sumk = phi_Sumk + 2*pi;
460 end
461
462 A_Sumk = abs(PhaseSumk);
463
464 Theta_1k_sym = phi_1k + k*0;
465 Theta_2k_sym = phi_2k + k*(2/3)*pi;
466 Theta_3k_sym = phi_3k + k*(4/3)*pi;
467
468 %%% Define complex phasors
469 Phase1k_sym = A_1k*exp(i*Theta_1k_sym);
470 Phase2k_sym = A_2k*exp(i*Theta_2k_sym);
471 Phase3k_sym = A_3k*exp(i*Theta_3k_sym);
472
473 PhaseSumk_sym = Phase1k_sym + Phase2k_sym +
Phase3k_sym;
474
475 phi_Sumk_sym = atan2(imag(PhaseSumk_sym), real(
PhaseSumk_sym));
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476 if(phi_Sumk_sym < 0)
477 phi_Sumk_sym = phi_Sumk_sym + 2*pi;
478 end
479
480 A_Sumk_sym = abs(PhaseSumk_sym);
481
482 % Plot magnitude
483 figure (10);
484 subplot(p1);
485 plot(k,A_1k ,’o’,’MarkerEdgeColor ’,’b’,’
MarkerFaceColor ’,’b’,’MarkerSize ’ ,5);
486 plot([k k],[0 A_1k],’b’,’LineWidth ’ ,3);
487
488 subplot(p2);
489 plot(k,A_2k ,’o’,’MarkerEdgeColor ’,’g’,’
MarkerFaceColor ’,’g’,’MarkerSize ’ ,5);
490 plot([k k],[0 A_2k],’g’,’LineWidth ’ ,3);
491
492 subplot(p3);
493 plot(k,A_3k ,’o’,’MarkerEdgeColor ’,’r’,’
MarkerFaceColor ’,’r’,’MarkerSize ’ ,5);
494 plot([k k],[0 A_3k],’r’,’LineWidth ’ ,3);
495
496
497 figure (11);
498 subplot(p5);
499
500 plot(k,A_Sumk_sym ,’s’,’MarkerEdgeColor ’,’r’,’
MarkerFaceColor ’,’r’,’MarkerSize ’ ,6);
501 plot([k k],[0 A_Sumk_sym],’r’,’LineWidth ’ ,2);
502
503 plot(k,A_Sumk ,’o’,’MarkerEdgeColor ’,’k’,’
MarkerFaceColor ’,’k’,’MarkerSize ’ ,6);
504 plot([k k],[0 A_Sumk],’k’,’LineWidth ’ ,2);
505
506 g_1 = g_1 + A_1k*cos(k*omega*t-k*Phi_01 -phi_1k);
507
508 g_2 = g_2 + A_2k*cos(k*omega*t-k*Phi_02 -phi_2k);
509
510 g_3 = g_3 + A_3k*cos(k*omega*t-k*Phi_03 -phi_3k);
511
512 sum = sum + A_Sumk*cos(k*omega*t-phi_Sumk);
513
514 end
515
516 %%% Control plot
517 figure (15);
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518 set(gca ,’FontSize ’,12,’LineWidth ’,2, ’xlim’, [0,5* T_sw
]);
519 title(’Truncated Fourier Series , polar result ’,’
FontWeight ’,’bold’);
520 grid on;
521 hold on;
522 plot(t,g_1 ,’b’,’LineWidth ’ ,2);
523 plot(t,g_2 ,’g’,’LineWidth ’ ,2);
524 plot(t,g_3 ,’r’,’LineWidth ’ ,2);
525 plot(t,g_1+g_2+g_3 ,’k’,’LineWidth ’ ,3);
526 plot(t,sum ,’c’,’LineWidth ’ ,2);
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